

1

2

3

4

U_FPGA-MGT
FPGA-MGT.SchDoc

U_PWR1
PWR1.SchDoc

U_Clock
Clock.SchDoc

U_B2B-Connectors
B2B-Connectors.SchDoc

U_FPGA-MISC
FPGA-MISC.SchDoc

U_PWR2
PWR2.SchDoc

U_FPGA-PWR
FPGA-PWR.SchDoc

A

A

B

B


C

C


D

D


Mount.Hole 3.2mm Mount.Hole 3.2mm




Mount.Hole 3.2mm Mount.Hole 3.2mm




FIDU-DOT - small FIDU-DOT - small




PM1 PM2
FIDU-DOT - small FIDU-DOT - small




PM3 PM4
FIDU-DOT - small FIDU-DOT - small




PM5 PM6



Top of Board




		Title: TE0841	
		A4	Number: TE0841 TE0841-01-040-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT	
Filename: TE0841.SchDoc		Page1 of 22	

1


2

3

4



Title: TE0841		Rev. 01	
A4	Number: TE0841	TE0841-01-040-11	
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page2 of 22	
Filename: B2B-Connectors.SchDoc			



Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page4 of 22
Filename: FPGA-B44.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page5 of 22
Filename: FPGA-B45.SchDoc		

1



2

3


4




Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page6 of 22
Filename: FPGA-B46.SchDoc		

Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 7 of 22
Filename: FPGA-B47.SchDoc		



Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 8 of 22
Filename: FPGA-B64.SchDoc		



XCKU040-ISFVA784I



Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page9 of 22
Filename: FPGA-B65.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 10 of 22
Filename: FPGA-B66.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



	Title: TE0841		
	A4	Number: TE0841 TE0841-01-040-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 11 of 22
	Filename: FPGA-B67.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 12 of 22
Filename: FPGA-B68.SchDoc		

1


2

3

4



	Title: TE0841		
	A4	Number: TE0841 TE0841-01-040-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	
	Filename: FPGA-MGT.SchDoc	Page13 of 22	





XCKU040-1SFVA784I




XCKU040-1SFVA784I


XCKU040-1SFVA784I




	Title: TE0841		
	A4	Number: TE0841 TE0841-01-040-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 14 of 22
	Filename: FPGA-PWR.SchDoc		



	Title: TE0808		
	A4	Number: TE0841 TE0841-01-040-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 15 of 22
	Filename: CPLD.SchDoc		







	Title: TE0841		
	A4	Number: TE0841 TE0841-01-040-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 16 of 22
	Filename: Clock.SchDoc		


1

2

3

4



			Title: TE0808	
			A4	Number: TE0841 TE0841-01-040-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT		Page 17 of 22
Filename: DDR4-RAM.SchDoc				

1

2

3






4

1

2

3

4





Title: TE0808		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page18 of 22
Filename: DDR4-RAM_2.SchDoc		

1

2

3


4





U14B			
1	NC	NC	17
2	NC	NC	18
3	NC	NC	19
4	NC	NC	29
5	NC	NC	30
6	NC	NC(SW)	31
7	NC	NC(SW)	52
8	NC	NC	53
9	NC	NC	67
10	NC	NC	70
11	NC	NC(SW)	71
12	NC	NC(SW)	72
13	NC	NC	73
14	NC	NC	74
15	NC	NC	75
16	NC	NC	76


U7B			
1	NC	NC	17
2	NC	NC	18
3	NC	NC	19
4	NC	NC	29
5	NC	NC	30
6	NC	NC(SW)	31
7	NC	NC(SW)	52
8	NC	NC	53
9	NC	NC	67
10	NC	NC	70
11	NC	NC(SW)	71
12	NC	NC(SW)	72
13	NC	NC	73
14	NC	NC	74
15	NC	NC	75
16	NC	NC	76

	Title: TE0841	
	A4	Number: TE0841 TE0841-01-040-11
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT
	Filename: PWR1.SchDoc	Rev. 01



Title: TE0841		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page20 of 22
Filename: PWR2.SchDoc		



	Title: TE0808		D	
	A4	Number: TE0841 TE0841-01-040-11		Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT		Page21 of 22
	Filename: POWER_2.SchDoc			

1

2

3

4

1

2

3

4

1

2

3

4

CHANGES REV01 TO REV01A (08.16.2017):

1) U1: changed schematic symbol. Next pins swapped to mach same polarity order:
 -- AE13 (IO_L6P_T0U_N10_AD6P_64)/AE12 (IO_L6N_T0U_N11_AD6N_64)
 -- J5 (IO_L18P_T2U_N10_AD2P_66)/J4 (IO_L18N_T2U_N11_AD2N_66)

2) Net names changed (no electrical changes):

JM1: swapped signals B64_L6:
 -- B64_L6_N - pin 40 (was pin 42)
 -- B64_L6_P - pin 42 (was pin 40)
 JM3: swapped signals B64_L6:
 -- B66_L18_N - pin 52 (was pin 54)
 -- B66_L18_P - pin 54 (was pin 52)

A

A

B

B

C

C

D

D



Title: TE0808 - Changes list		
A4	Number: TE0841 TE0841-01-040-11	Rev. 01
Date: 2017-08-16	Copyright: Trenz Electronic GmbH	Page 22 of 22
Filename: Revision_Changes.SchDoc		

1

2

3

4