

Click [here](#) for production status of specific part numbers.

## MAX17270/MAX17271

# nanoPower Triple-Output, Single-Inductor, Multiple-Output (SIMO) Buck-Boost Regulator

### General Description

The MAX17270/MAX17271 are 3-output switching regulators designed for applications requiring efficient regulation of multiple supplies in a very small space, such as wearable electronic devices.

The parts use a buck-boost architecture that regulates three outputs using a single, small 2.2 $\mu$ H inductor at efficiencies up to 85%. This results in smaller board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The supply current is 0.85 $\mu$ A when only one output is enabled, plus 0.2 $\mu$ A for each additional output enabled.

This SIMO (Single-Input Multiple-Output) regulator utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

Two versions are available. The MAX17270 has 3 enable inputs and 3 output voltage programming inputs. The MAX17271 includes an I<sup>2</sup>C interface with interrupt, a push-button turn on/off, and a power-good indication.

All versions are offered in either a 4 x 4, 0.4mm wafer-level package (WLP) or a 16-pin TQFN package.

### Applications


- Bluetooth Headsets
- Fitness Bands
- Watches
- Hearables
- Wearables
- Internet of Things (IoT)
- Health Monitors

### Benefits and Features

- 3-Output, Single-Inductor, Multiple-Output (SIMO) Buck-Boost Regulator
- 2.7V to 5.5V Input Voltage Range
- Low-Power and Long Battery Life
  - 1.3 $\mu$ A Operating Current (3 SIMO Channels)
  - 330nA Shutdown Current
  - 85% Efficiency at 3.3V Output
- Flexible and Configurable
  - I<sup>2</sup>C-Compatible Interface (MAX17271)
  - Programmable Output Voltage: 0.8V to 5.175V MAX17270/MAX17271
  - Programmable Peak Current Limit
- Robust
  - Soft-Start
  - Overload Protection
  - Thermal Protection
- Small Size
  - 1.77mm x 1.77mm x 0.50mm, 16-Bump 0.4mm-Pitch WLP Package
  - 3mm x 3mm x 0.75mm, 16-Pin TQFN Package
  - Small Total Solution Size

[Ordering Information](#) appears at end of data sheet.

Simplified Application Circuit



### Absolute Maximum Ratings

V<sub>PWR</sub>, OUT1, OUT2, OUT3, V<sub>IO</sub> to GND.....-0.3V to +6V  
 Continuous Power Dissipation (WLP)  
 (T<sub>A</sub> = 70°C, derate 17.2mW/°C above 70°C.)..... 1376mW  
 Continuous Power Dissipation (TQFN)  
 (T<sub>A</sub> = 70°C, derate 20.8mW/°C above 70°C.)..... 1666.7mW  
 Operating Temperature Range..... -40°C to +85°C  
 Junction Temperature..... +150°C  
 Storage Temperature Range..... -60°C to +150°C  
 Soldering Temperature (reflow)..... +260°C

EN1, EN2, EN3, IRQB, ON, RSTB, RSEL1, RSEL2,  
 RSEL3 to GND .....-0.3V to V<sub>SUP</sub> + 0.3V  
 SCL, SDA to GND .....-0.3V to V<sub>IO</sub> + 0.3V  
 V<sub>SUP</sub> to V<sub>PWR</sub>.....-0.3V to +0.3V  
 PGND to GND .....-0.3V to +0.3V  
 OUT1, OUT2, OUT3 Short-Circuit Duration..... Continuous  
 LXA Continuous Current (Note 1) ..... 1.2A<sub>RMS</sub>  
 LXB Continuous Current (Note 2) ..... 1.2A<sub>RMS</sub>  
 BST to LXB.....-0.3V to 6V  
 BST to V<sub>PWR</sub>.....-0.3V to 6V  
 Lead Temperature (soldering, 10 seconds)..... 300°C

- Note 1:** LXA has internal clamping diodes to PGND and V<sub>PWR</sub>. It is normal for these diodes to briefly conduct during switching events. Avoid steady-state conduction of these diodes.
- Note 2:** Do not externally bias LXB. LXB has an internal low-side clamping diode to PGND, and an internal high-side clamping diode that dynamically shifts to the selected SIMO output. It is normal for these internal clamping diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to OUT1 + 0.3V.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### Package Information

#### TQFN

PACKAGE CODE	T1633+5
Outline Number	<a href="#">21-0136</a>
Land Pattern Number	<a href="#">90-0032</a>
<b>THERMAL RESISTANCE, FOUR-LAYER BOARD:</b>	
Junction to Ambient (θ <sub>JA</sub> )	48°C/W
Junction to Case (θ <sub>JC</sub> )	10°C/W


#### WLP

PACKAGE CODE	N161A1+1
Outline Number	<a href="#">21-100190</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>THERMAL RESISTANCE, FOUR-LAYER BOARD:</b>	
Junction to Ambient (θ <sub>JA</sub> )	57.93
Junction to Case (θ <sub>JC</sub> )	N/A


For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).


Package Information (continued)



-DRAWING NOT TO SCALE-

 maxim integrated		
TITLE: PACKAGE OUTLINE, 8, 12, 16L THIN QFN, 3x3x0.75mm		
APPROVAL	DOCUMENT CONTROL NO. 21-0136	REV. V 1/3

Package Information (continued)



**Electrical Characteristics (continued)**

( $V_{SUP} = V_{PWR} = 3.7V$ ,  $T_J = -40^{\circ}C$  to  $85^{\circ}C$ , [Typical Application Circuits](#), typical values are at  $T_J = 25^{\circ}C$  unless otherwise specified. Limits over the specified operating temperature and supply voltage range are guaranteed by design and characterization, and production tested at room temperature only. )

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LX Peak Current Limit (MAX17271 Only)	$I_{LIM}$	At LXB, $T_A = +25^{\circ}C$	$ILIM[1:0] = 0b10$	-15%	+0.6	+15%	A
			$ILIM[1:0] = 0b11$	-15%	+0.4	+15%	
LX Current Limit Delay					10		ns
BST On Resistance	$R_{BST}$	BST to $V_{PWR}$			36	77	$\Omega$
BST Leakage Current		BST = 11V, LXB = 5.5V			0.01	1.0	$\mu A$
Required Select Resistor Accuracy (MAX17270 Only)	$R_{SEL\_TOL}$	Use the nearest $\pm 1\%$ resistor from $R_{SEL}$ Selection table.		-1		+1	%
Select Resistor Detection Time (MAX17270 Only)	$t_{RSEL}$	$V_{SUP} = 2.7V$ , $C_{RSEL} < 2pF$			600		$\mu s$
Soft-Start Enable Delay (MAX17270 Only)	$t_{DLY\_SS}$	EN rising edge to rising edge of 1 <sup>st</sup> LXA pulse, provided that RSEL values have been determined ( $t_{RSEL}$ has elapsed after applying $V_{SUP}$ )			100		$\mu s$
Soft-Start Ramp Rate	$dV_{OUT}/dt_{SS}$	Measured from 20% to 80% of OUT ramp			1.2		mV/ $\mu s$
Overtemperature Threshold		$T_J$ Rising			165		$^{\circ}C$
		$T_J$ Falling			150		
<b>LOGIC INPUTS (EN1, EN2, EN3, ON)</b>							
Input Current	$I_{LGC\_IN}$	Input voltage 0V to 5.5V	$T_A = +25^{\circ}C$	0.001	1		$\mu A$
			$T_A = +85^{\circ}C$	0.01			
EN Input Threshold, High	$V_{IH}$	Voltage threshold, rising		0.7 x $V_{SUP}$			V
EN Input Threshold, Low	$V_{IL}$	Voltage threshold, falling			0.3 x $V_{SUP}$		V
ON Input Threshold, High	$V_{IH}$	Voltage threshold, rising		1.4			V
ON Input Threshold, Low	$V_{IL}$	Voltage threshold, falling			0.4		V
ON Debounce Time	$t_{ON\_DB}$	From ON high to sequencer on			10		ms
ON Reset Time	$t_{ON\_RST}$	From ON high to sequencer off			13		s
ON Auto Power Enable		SWR bit set to 1, following reset			102		ms
<b>LOGIC OUTPUTS (IRQB, RSTB)</b>							
Output Voltage Low	$V_{OL}$	Asserted and sinking 1mA				0.1	V
Leakage Current	$I_{LKG}$	$T_A = +25^{\circ}C$			0.001		$\mu A$
		Deasserted, 5.5V	$T_A = +85^{\circ}C$		0.01	1	

**Note 1:** Typical values align with bench observations using the stated conditions. See the [Typical Operating Characteristics](#). Minimum and maximum values are tested in production with DC currents.

## Electrical Characteristics

( $V_{SUP} = V_{PWR} = 3.7V$ ,  $T_J = -40^{\circ}C$  to  $85^{\circ}C$ , [Typical Application Circuits](#), typical values are at  $T_J = 25^{\circ}C$  unless otherwise specified. Limits over the specified operating temperature and supply voltage range are guaranteed by design and characterization, and production tested at room temperature only. )

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range	$V_{IN}$			2.7		5.5	V
$V_{IN}$ UVLO Threshold	$V_{IN\_UVLO}$	Outputs are functional	Rising		2.55	2.7	V
			Falling	2.2	2.45		
$V_{IN}$ OVLO Threshold	$V_{IN\_OVLO}$	Rising		5.70	5.85	6.00	V
OUT Voltage Range (MAX17270 Only)	$V_{OUT\_RANGE}$	OUT1, OUT2, OUT3		0.8		4.6	V
OUT Voltage Range (MAX17271 Only)	$V_{OUT\_RANGE}$	OUT1, OUT2, OUT3		0.8		5.175	V
Input Supply Current	$I_{CC}$	All outputs disabled, BIAS OFF = 1 (MAX17271), $T_A = +25^{\circ}C$			0.33		$\mu A$
		1 output enabled, RSTB, $V_{IO}$ , SCL, SDA, IRQB pins open			0.85	1.8	
		2 outputs enabled, RSTB, $V_{IO}$ , SCL, SDA, IRQB pins open			1.05	2.4	
		3 outputs enabled, RSTB, $V_{IO}$ , SCL, SDA, IRQB pins open			1.3	3.0	
OUT Supply Current	$I_{OUT}$	Outputs disabled, $T_A = +25^{\circ}C$			0.01	1.0	$\mu A$
		Outputs enabled, no switching			0.1		$\mu A$
OUT Overregulation Threshold (Ultra Low-Power Mode)	$V_{OV}$	$T_A = +25^{\circ}C$			2.5	5	%
OUT Voltage Accuracy		Falling switch threshold, $2.7V < V_{SUP} < 5.5V$		-2		+2	%
OUT Load Regulation		$V_{OUT} = 3.3V$ , $I_{OUT} = 0.1mA$ to $100mA$			0.5		%
OUT Line Regulation		$V_{IN}$ from $2.7V$ to $5.5V$			0.1		%
Maximum On Time	$t_{ON}$	LXA switched high		2.2	4.4	8.8	$\mu s$
Maximum Off Time	$t_{OFF}$	LXB switched high		2.2	4.4	8.8	$\mu s$
LXA On Resistance	$R_{AH}$	High-side	$V_{IN} = 3.7V$		70	140	$m\Omega$
			$V_{IN} = 2.7V$		90	180	
	$R_{AL}$	Low-side	$V_{IN} = 3.7V$		50	100	
			$V_{IN} = 2.7V$		65	130	
LXB On Resistance	$R_{BH}$	High-side, any output	$V_{IN} = 3.7V$		55	110	$m\Omega$
			$V_{IN} = 2.7V$		75	150	
	$R_{BL}$	Low-side	$V_{IN} = 3.7V$		55	110	
			$V_{IN} = 2.7V$		90	180	
LX Peak Current Limit (MAX17270 Only)	$I_{LIM}$	At LXB, $T_A = +25^{\circ}C$	$R_{SELx} \leq 56.2k\Omega$	-5%	+1.1	+5%	A
		At LXB, $T_A = +25^{\circ}C$	$R_{SELx} \geq 66.5k\Omega$	-15%	+0.6	+15%	
LX Peak Current Limit (MAX17271 Only)	$I_{LIM}$	At LXB, $T_A = +25^{\circ}C$	ILIM[1:0] = 0b00	-5%	+1.1	+5%	A
			ILIM[1:0] = 0b01	-15%	+0.8	+15%	

**Electrical Characteristics - I<sup>2</sup>C**

( $V_{VPWR} = V_{VSUP} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_J = +25^\circ C$ , limits over the operating temperature range ( $T_J = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
$V_{IO}$ Voltage Range	$V_{IO}$	$V_{IO} \leq V_{SUP}$	1.7	1.8	3.6	V
$V_{IO}$ Bias Current		$V_{IO} = 3.6V$ , $V_{SDA} = V_{SCL} = 0V$ or $3.6V$ , $T_A = +25^\circ C$	-1	0	+1	$\mu A$
		$V_{IO} = 1.7V$ , $V_{SDA} = V_{SCL} = 0V$ or $1.7V$		0	+1	
<b>SDA AND SCL I/O STAGE</b>						
SCL, SDA Input High Voltage	$V_{IH}$	$V_{IO} = 1.7V$ to $3.6V$	$0.7 \times V_{IO}$			V
SCL, SDA Input Low Voltage	$V_{IL}$	$V_{IO} = 1.7V$ to $3.6V$			$0.3 \times V_{IO}$	V
SCL, SDA Input Hysteresis	$V_{HYS}$			$0.05 \times V_{IO}$		V
SCL, SDA Input Leakage Current	$I_I$	$V_{IO} = 3.6V$ , $V_{SCL} = V_{SDA} = 0V$ and $3.6V$	-10		+10	$\mu A$
SDA Output Low Voltage	$V_{OL}$	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	$C_I$			10		pF
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING (STANDARD, FAST, AND FAST-MODE PLUS) (Note 2)</b>						
Clock Frequency	$f_{SCL}$		0		1000	kHz
Hold Time (REPEATED) START Condition	$t_{HD\_STA}$		0.26			$\mu s$
SCL Low Period	$t_{LOW}$		0.5			$\mu s$
SCL High Period	$t_{HIGH}$		0.26			$\mu s$
Setup Time (REPEATED) START Condition	$t_{SU\_STA}$		0.26			$\mu s$
Data Hold Time	$t_{HD\_DAT}$		0			$\mu s$
Data Setup Time	$t_{SU\_DAT}$		50			ns
Setup Time for STOP Condition	$t_{SU\_STO}$		0.26			$\mu s$
Bus Free Time between STOP and START Condition	$t_{BUF}$		0.5			$\mu s$
Pulse Width of Suppressed Spikes	$t_{SP}$	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns










**Note 1:** Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 2:** Design guidance only. Not production tested.









Typical Operating Characteristics

( $V_{IN} = 2.7V$ ,  $OUT1 = 1.2V$ ,  $I_{LIM1} = 0.4A$ ,  $OUT2 = 1.8V$ ,  $I_{LIM2} = 0.8A$ ,  $OUT3 = 3.3V$ ,  $I_{LIM3} = 1.1A$ ,  $L1 = 2.2\mu H$  (Coilcraft XFL4020-222ME),  $C_{OUT1} = C_{OUT2} = C_{OUT3} = 22\mu F$  (TDK C1608X5R1A226M080AC))









Typical Operating Characteristics (continued)

( $V_{IN} = 2.7V$ ,  $OUT1 = 1.2V$ ,  $I_{LIM1} = 0.4A$ ,  $OUT2 = 1.8V$ ,  $I_{LIM2} = 0.8A$ ,  $OUT3 = 3.3V$ ,  $I_{LIM3} = 1.1A$ ,  $L1 = 2.2\mu H$  (Coilcraft XFL4020-222ME),  $C_{OUT1} = C_{OUT2} = C_{OUT3} = 22\mu F$  (TDK C1608X5R1A226M080AC))






Typical Operating Characteristics (continued)

( $V_{IN} = 2.7V$ ,  $OUT1 = 1.2V$ ,  $I_{LIM1} = 0.4A$ ,  $OUT2 = 1.8V$ ,  $I_{LIM2} = 0.8A$ ,  $OUT3 = 3.3V$ ,  $I_{LIM3} = 1.1A$ ,  $L1 = 2.2\mu H$  (Coilcraft XFL4020-222ME),  $COUT1 = COUT2 = COUT3 = 22\mu F$  (TDK C1608X5R1A226M080AC))







Typical Operating Characteristics (continued)

( $V_{IN} = 2.7V$ ,  $OUT1 = 1.2V$ ,  $I_{LIM1} = 0.4A$ ,  $OUT2 = 1.8V$ ,  $I_{LIM2} = 0.8A$ ,  $OUT3 = 3.3V$ ,  $I_{LIM3} = 1.1A$ ,  $L1 = 2.2\mu H$  (Coilcraft XFL4020-222ME),  $COUT1 = COUT2 = COUT3 = 22\mu F$  (TDK C1608X5R1A226M080AC))



Pin Configurations




## Pin Description

PIN				NAME	FUNCTION
MAX17270 WLP	MAX17271 WLP	MAX17270 TQFN	MAX17271 TQFN		
A1	A1	5	5	OUT1	Regulator Output 1. Connect a 10 $\mu$ F (min) capacitor from this pin to ground.
B1	B1	3	3	PGND	Buck-Boost Power Ground. Connect to the ground plane through a low impedance.
C1	C1	1	1	LXA	Buck-Boost Input-Side Inductor Connection. Connect a 2.2 $\mu$ H inductor between LXA and LXB.
D1	D1	16	16	VPWR	Buck-Boost Input Power Supply Pin. Connect a 10 $\mu$ F(min) capacitor from this pin to ground.
A2	A2	6	6	OUT2	Regulator Output 2. Connect a 10 $\mu$ F(min) capacitor from this pin to ground.
B2	B2	4	4	LXB	Buck-Boost Output-Side Inductor Connection. Connect a 2.2 $\mu$ H inductor between LXA and LXB.
C2	C2	2	2	BST	Bootstrap pin for high-side output FET drivers. Connect a 3.3nF capacitor between BST and LXB.
D2	D2	15	15	VSUP	Analog Input Supply. Connect to VPWR.
A3	A3	7	7	OUT3	Regulator Output 3. Connect a 10 $\mu$ F (min) capacitor from this pin to ground.
B3	—	9	—	RSEL3	Select Resistor Pin 3. Connect a resistor from this pin to GND, using the values from Table 1 to configure the output voltage of OUT3.
—	B3	—	9	ON	Push-Button Controller Input. Connect a 100k $\Omega$ resistor from ON to GND and momentary switch between ON and TTL Level Supply. Used to initiate power-up and power-down sequencing.
C3	—	12	—	RSEL2	Select Resistor Pin 2. Connect a resistor from this pin to GND, using the values from Table 1 to configure the output voltage of OUT2.
—	C3	—	12	RSTB	Open-Drain Output to Indicate All Outputs are Active. Connect a pullup resistor between this pin and an external supply. Goes to logic-high only when all outputs are active.
D3	—	14	—	RSEL1	Select Resistor Pin 1. Connect a resistor from this pin to GND, using the values from Table 1 to configure the output voltage of OUT1.
—	D3	—	14	VIO	Supply Voltage for the I <sup>2</sup> C Inputs. Determines the SDA and SCL thresholds. Connect to I <sup>2</sup> C supply rail.
A4	A4	8	8	GND	Analog Ground.
B4	—	10	—	EN3	Enable Input for OUT3. Hold high to enable output regulation. Hold low to disable the output.
—	B4	—	10	IRQB	I <sup>2</sup> C Interrupt Output. Connect a pullup resistor between this pin and an external supply.

Pin Description (continued)

PIN				NAME	FUNCTION
MAX17270 WLP	MAX17271 WLP	MAX17270 TQFN	MAX17271 TQFN		
C4	—	11	—	EN2	Enable Input for OUT2. Hold high to enable output regulation. Hold low to disable the output.
—	C4	—	11	SDA	I <sup>2</sup> C Data Input. Used to communicate with the part through the I <sup>2</sup> C interface.
D4	—	13	—	EN1	Enable Input for OUT1. Hold high to enable output regulation. Hold low to disable the output.
—	D4	—	13	SCL	I <sup>2</sup> C Clock Input. Used to communicate with the part through the I <sup>2</sup> C interface.

Functional Diagram



### Detailed Description

The MAX17270/MAX17271 are nanopower, single-inductor, multiple-output (SIMO) buck-boost, DC-to-DC converters designed for applications that require ultra-low supply current and small solution size. A single inductor is used to regulate three separate outputs, saving board space while delivering higher total system efficiency than equivalent power solutions using multiple buck and/or linear regulators.

The SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

### Output Voltage Configuration

Each of the outputs are independently configurable. In the MAX17270 to set the output voltages at OUT1/2/3 and the inductor peak current limits ( $I_{LIM}$ ), connect the appropriate resistors from RSEL1/2/3, respectively, to GND, as shown in [Table 1](#). RSEL1/2/3 resistors should have 1% (or better) tolerance. In the MAX17271 to set the output voltages, use the I<sup>2</sup>C interface to load the configuration registers TVSIMOX[7:0]. TVSIMOX[7] is used to enable (TVSIMOX[7] = 1) or disable (TVSIMOX[7] = 0) a 1.2V offset. TVSIMOX[6:0] bits are used to set the output voltage as

$$OUT = 0.8V + 25mV \times TVSIMOX[6 : 0](decimal)$$

This has been shown in [Table 2](#).

**Table 1. MAX17270 Output Voltage and Current Limit Setting**

RSEL (KΩ)	OUTPUT VOLTAGE (V)	CURRENT LIMIT(A)
OPEN	0.800	0.6
909	0.900	0.6
768	1.000	0.6
634	1.100	0.6
536	1.200	0.6
452	1.350	0.6
383	1.500	0.6
324	1.800	0.6
267	2.200	0.6
226	2.500	0.6
191	2.800	0.6
162	3.000	0.6
133	3.300	0.6
113	3.600	0.6
80.6	4.100	0.6
66.5	4.600	0.6

RSEL (KΩ)	OUTPUT VOLTAGE (V)	CURRENT LIMIT(A)
56.2	0.800	1.1
47.5	0.900	1.1
40.2	1.000	1.1
34	1.100	1.1
28	1.200	1.1
23.7	1.350	1.1
20	1.500	1.1
16.9	1.800	1.1
14	2.200	1.1
11.8	2.500	1.1
10	3.000	1.1
8.45	3.300	1.1
7.15	3.600	1.1
4.99	4.100	1.1
SHORT	4.600	1.1

**Table 2. MAX17271 Output Voltage Setting**

TVSIMOX[6:0] (DECIMAL)	OUTPUT VOLTAGE (V) WITH TVSIMOX[7] = 0	OUTPUT VOLTAGE (V) WITH TVSIMOX[7] = 1
0	0.8	2
1	0.825	2.025
2	0.85	2.05
3	0.875	2.075
4	0.9	2.1
5	0.925	2.125

TVSIMOX[6:0] (DECIMAL)	OUTPUT VOLTAGE (V) WITH TVSIMOX[7] = 0	OUTPUT VOLTAGE (V) WITH TVSIMOX[7] = 1
6 to 122	0.95 to 3.85	2.15 to 5.05
123	3.875	5.075
124	3.9	5.1
125	3.925	5.125
126	3.95	5.15
127	3.975	5.175



**SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached. The inductor energy then discharges (M2 + M3\_x) into the output until the current reaches zero (I<sub>ZX</sub>). In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

When the load current for any output is very light, that output automatically switches to an ultra-low-power mode (ULPM) to reduce the quiescent current consumption. [Figure 1](#) shows typical waveforms during the ULPM and normal modes. While operating in ULPM, the output voltage is biased 2.5% higher than normal mode by design so that future large load transients can be handled without excessive undershoot.

**SIMO Soft-Start**

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by

limiting the slew rate of the output voltage during startup (dV<sub>OUT</sub>/dt<sub>SS</sub>).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

The current into the output capacitor (I<sub>CO<sub>UT</sub></sub>) during soft-start is:

$$I_{CO_{UT}} = C_{OUT} \times \frac{dV_{OUT}}{dt_{SS}} \quad \text{(Equation 1)}$$

where:

- C<sub>OUT</sub> is the capacitance on the output of the regulator
- dV<sub>OUT</sub>/dt<sub>SS</sub> is the rate of change of the output voltage

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{IN} = \frac{(I_{CO_{UT}} + I_{LOAD}) \times \frac{V_{OUT}}{V_{IN}}}{\eta} \quad \text{(Equation 2)}$$

where:

- I<sub>CO<sub>UT</sub></sub> is calculated from Equation 1
- I<sub>LOAD</sub> is current consumed from the external load
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub> is the input voltage
- η is the efficiency of the regulator




Figure 1. ULPM and Normal Mode Waveforms

For example:

- $V_{IN}$  is 3.5V
- $V_{OUT2}$  is 3.3V
- $C_{OUT2} = 10\mu\text{F}$
- $dV_{OUT}/dt_{SS} = 1\text{mV}/\mu\text{s}$
- $R_{LOAD2} = 330\Omega$  ( $I_{LOAD2} = 3.3\text{V}/330\Omega = 10\text{mA}$ )
- $\eta$  is 80%

Calculation:

- $I_{COUT} = 10\mu\text{F} \times 1\text{mV}/\mu\text{s}$  (from Equation 1)
- $I_{COUT} = 10\text{mA}$
- $I_{IN} = \frac{(10\text{mA} + 10\text{mA}) \times \frac{3.3\text{V}}{3.5\text{V}}}{0.8}$  (from Equation 2)
- $I_{IN} = 23.57\text{mA}$  for OUT2

**SIMO Registers (MAX17271)**

In MAX17271, each SIMO buck-boost channel has a dedicated register to program its target output voltage (TVSIMOX[7:0]) and its peak current limit (ILIM[1:0]). Additional controls are available for enabling/disabling the active discharge resistors (ADE), as well as configuring the power up and power down sequence of the SIMO buck-boost channels (ENCTL[4:0]). For a full description of bits, registers, default values, and reset conditions, refer to the [Register Map](#).

**SIMO Active Discharge Resistance (MAX17271)**

In MAX17271, each SIMO buck-boost channel has an internal 100Ω active-discharge resistor (RAD\_SBBX) that is automatically enabled/disabled based on an ADE bit and the status of the SIMO regulator. The active discharge feature may be enabled (ADE = 1) or disabled (ADE = 0) independently for each SIMO channel. Enabling

the active discharge feature helps ensure a complete and timely power-down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever  $V_{IN}$  is below  $V_{UVLO}$  and above the power-on reset threshold which is typically 1.35V .

These resistors discharge the output when ADE = 1, and their respective SIMO channel is off.

Note that when  $V_{IN}$  is less than 1.35V, the NMOS transistors that control the active discharge resistors lose their gate drive and become open.

**On Pin Control and Power Sequencer (MAX17271)**

The ON pin available on the MAX17271 is a TTL level input used to start and stop a power-up sequence defined through each SIMO configuration register ENCTL[4:0] . A 10ms debounce delay is applied to each edge of the ON signal for those applications using a push-button switch to control the pin. When the ON pin is toggled high for greater than 1μs and less than 13 seconds, the start sequence will be latched to commence following the 10ms debounce delay. Once a start sequence has been initiated, the ON pin can be taken low through a pulldown resistor connected to GND. Any following toggles on the ON pin less than 13 seconds will be ignored. A power-down will initiate after a start sequence if the ON pin is held high longer than 13 seconds. If, for some reason, the ON pin is stuck high, the start sequencer will remain off until a falling edge on the ON pin can be detected. The customer is also provided a software configuration bit (SWR) which will enable the SIMO to auto-restart following a power down and after the 100ms delay. This can be used for diagnostic purposes.

[Figure 2](#) shows an example of a power-up and power-down controlled by the ON pin.




Figure 2. ON Pin Control and Power Sequencer for MAX17271.

The timing slots, with which the MAX17271 outputs power-up and power-down, can be set using the ENCTL[4:1] bits in the CNFG\_BBx\_B I<sup>2</sup>C registers.

For a given output, bits ENCTL[4:3] are used to set up the delay between the detection of the ON rising edge (after the debounce delay) and the start of the output voltage ramp up.

The four possible values for the power-up delay are given in the [Table 3](#).

The ENCTL[2] bit can be used to set the power-down delay, as shown in [Table 4](#). The power-down delay is the delay between detection of the ON pin being high for 13s and the start of the outputs being disabled.

To enable the power sequencer, bit ENCTL[1] should be set to 1.

If ENCTL[1] = 0, the outputs will not ramp up or ramp down based on the ON pin signal regardless of the ENCTL[4:2] bit settings.

If ENCTL[0] = 1, the output is forced ON, and does not follow the power sequencer. If ENCTL[0] = 0, refer to ENCTL[4:1] for operation of the output.

**Fault Response and Reporting (MAX17271)**

[Table 5](#) describes how the MAX17271 responds to different types of fault events.

When the I<sup>2</sup>C Interrupt Register (GLBL\_INT) is read back following a fault event, it gets cleared (all bits reset to zero) even if the fault condition persists.

Bits in the GLBL\_INT register can be set again only if the fault condition goes away and then comes back (edge-triggered event).

**Table 3. Power-Up Delay Settings**

ENCTL[4:3] (BINARY)	POWER-UP DELAY (MS)
00	0
01	10
10	20
11	30

**Table 4. Power-Down Delay Settings**

ENCTL[2] (BINARY)	POWER-DOWN DELAY (MS)
0	0
1	30 - (Power-Up Delay)

**Table 5. Fault Response and Reporting (MAX17271)**

EVENT	SIMO SWITCHING STATE	I <sup>2</sup> C INTERRUPT BIT (GLBL_INT REGISTER)	IRQB PIN	RSTB PIN	LATCHING BEHAVIOR
Temperature > Overtemperature Threshold	All outputs turned off	THI = 0 to 1	IRQB = 1 to 0	RSTB = 1 to 0	ON pin needs to go high again to restart switching
V <sub>IN</sub> > OVLO	Enabled outputs remain on	OVLO = 0 to 1	IRQB = 1 to 0	RSTB goes from 1 to 0 only if OUT < V <sub>OUT Target</sub> for 14μs or more	No latching behavior
V <sub>IN</sub> < UVLO	All outputs turned off	VOKB = 0 to 1	IRQB = 1 to 0	RSTB = 1 to 0	ON pin needs to go high again to restart switching
OUT < V <sub>OUT Target</sub> for 14μs or more	Enabled outputs remain on	POKB = 0 to 1	IRQB = 1 to 0	RSTB = 1 to 0	No latching behavior

Detailed Description–I<sup>2</sup>C

General Description

The MAX17271 feature a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX17271 act as slave-only devices where they rely on the master to generate a clock signal. SCL clock rates from 0Hz to 3.4MHz are supported. I<sup>2</sup>C is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals. Figure 3 below shows the functional diagram for the I<sup>2</sup>C based communications controller. For additional information on I<sup>2</sup>C, refer the I<sup>2</sup>C bus specification and user manual that is available from NXP (document title: UM10204)

Features

- I<sup>2</sup>C Revision 3 Compatible Serial Communications Channel

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)
- Does not utilize I<sup>2</sup>C Clock Stretching

I<sup>2</sup>C System Configuration

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus in called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The MAX17271 I<sup>2</sup>C compatible interface operates as a slave on the I<sup>2</sup>C bus with transmit and receive capabilities.




Figure 3. I<sup>2</sup>C Simplified Block Diagram




Figure 4. I<sup>2</sup>C System Configuration

**I<sup>2</sup>C Interface Power**

The MAX17231's I<sup>2</sup>C interface derives its power from V<sub>IO</sub>. Typically a power input such as V<sub>IO</sub> would require a local 0.1µF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V<sub>IO</sub> and the next closest capacitor (≥ 0.1µF) is less than 100mΩ in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V<sub>IO</sub> to GND with a 0.1µF ceramic capacitor.

V<sub>IO</sub> accepts voltages from 1.7V to 3.6V (V<sub>IO</sub>). Cycling V<sub>IO</sub> does not reset the I<sup>2</sup>C registers. When V<sub>IN</sub> is less than V<sub>UVLO</sub>, SDA and SCL are high impedance.

**I<sup>2</sup>C Data Transfer**

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the [I<sup>2</sup>C Start and Stop Conditions](#) section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

**I<sup>2</sup>C Start and Stop Conditions**

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low

transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See [Figure 5](#).

A START condition from the master signals the beginning of a transmission to the MAX17271. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see [I<sup>2</sup>C Acknowledge Bit](#) for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general a repeated start command is functionally equivalent to a regular start command.

When a STOP condition or incorrect address is detected, the MAX17271 internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

**I<sup>2</sup>C Acknowledge Bit**

Both the I<sup>2</sup>C bus master and the MAX17271 (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See [Figure 6](#). To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

The MAX17271 issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 5. I<sup>2</sup>C Start and Stop Conditions




Figure 6. Acknowledge Bit

**I<sup>2</sup>C Slave Address**

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See [Figure 7](#). See [Table 6](#). In addition to the address listed in [Table 6](#), 7-bit slave addresses 0x25 and 0x50 are also acknowledged but serve no additional communication functions. Care must be taken that these addresses do not conflict with existing I<sup>2</sup>C addresses on the system.

**I<sup>2</sup>C Clock Stretching**

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. The I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX17271 does not use any form of clock stretching to hold down the clock line.

**I<sup>2</sup>C General Call Address**

The MAX17271 does not implement the I<sup>2</sup>C specifications general call address. If the MAX17271 sees the general call address (0b0000\_0000), it does not issue an acknowledge.

**I<sup>2</sup>C Device ID**

The MAX17271 does not support the I<sup>2</sup>C Device ID feature.

**I<sup>2</sup>C Communication Speed**

The MAX17271 is compatible with all 4 communication speed ranges as defined by the Revision 3 I<sup>2</sup>C specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast Mode)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pullup resistance ( $C \times R$ ) slow the bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the I<sup>2</sup>C revision 3.0 specification (UM10204) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs 5.6k $\Omega$  pullup resistors, a 400kHz bus needs about a 1.5k $\Omega$  pullup resistors, and a 1MHz bus needs 680 $\Omega$  pullup resistors. Note that when the open-drain bus is low, the pullup resistor is dissipating power, lower value pullup resistors dissipate more power ( $V^2/R$ ).

Operating in high-speed mode requires some special considerations. For a full list of considerations, see the **I<sup>2</sup>C Specification** section. The major considerations with respect to the MAX17271:

- The I<sup>2</sup>C bus master use current source pullups to shorten the signal rise
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the MAX17271 inputs filters are set for standard mode, fast mode, or fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the [I<sup>2</sup>C Communication Protocols](#) section.




Figure 7. Slave Address Example

**Table 6. I<sup>2</sup>C Slave Address Options**

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001



**I<sup>2</sup>C Communication Protocols**

The MAX17271 supports both writing and reading from its registers.

**Writing to a Single Register**

Figure 8 shows the protocol for the I<sup>2</sup>C master device to write one byte of data to the MAX17271. This protocol is the same as the SMBus specification’s write byte protocol.

The write byte protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a data byte.
- The slave updates with the new data
- The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA will load the data byte into its target register and the data will become active.

- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

**Writing Multiple Bytes to Sequential Registers**

Figure 9 shows the protocol for writing to a sequential registers. This protocol is similar to the write byte protocol above, except the master continues to write after it receives the first byte of data. When the master is done writing it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a data byte.
- The slave acknowledges the data byte. The next rising edge on SDA load the data byte into its target register and the data will become active.




Figure 8. Writing to a Single Register with the Write Byte Protocol

- Steps 6 to 7 are repeated as many times as the master requires.
- During the last acknowledge related clock pulse, the master can issue an acknowledge or a not acknowledge.
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 9. Writing to Sequential Registers X to N



**Reading from a Single Register**

Figure 10 shows the protocol for the I<sup>2</sup>C master device to read one byte of data to the MAX17271. This protocol is the same as the SMBus specification’s read byte protocol. The read byte protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a repeated start command (Sr).
- The master sends the 7-bit slave address followed by a read bit (R/W = 1).
- The addressed slave asserts an acknowledge by pulling SDA low.

- The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues a not acknowledge (nA).
- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that, when the the MAX17271 receives a stop, it does not modify its register pointer.

**Reading from Sequential Registers**

Figure 11 shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.




Figure 10. Reading from a Single Register with the Read Byte Protocol




Figure 11. Reading Continuously from Sequential Registers X to N

The continuous read from sequential registers protocol is as follows:

- The master sends a start command (S).
- The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- The master sends a repeated start command (Sr).
- The master sends the 7-bit slave address followed by a read bit (R/W = 1). When reading the RTC time-keeping registers, secondary buffers are loaded with the timekeeping register data during this operation.
- The addressed slave asserts an acknowledge (A) by pulling SDA low.
- The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.

- The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

**Engaging HS-mode for operation up to 3.4MHz**

Figure 12 shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- Begin the protocol while operating at a bus speed of 1MHz or lower
- The master sends a start command (S).
- The master sends the 8-bit master code of 0b0000 1XXX where XXX are don't care bits.
- The addressed slave issues a not acknowledge (nA).
- The master may now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high speed mode, use repeated start (Sr).




Figure 12. Engaging HS Mode

## Register Map

ADDRESS	NAME	MSB							LSB
<b>REGISTER MAP</b>									
0x09	GLBL_CNFG[7:0]	–	–	SWR	DRV[1:0]		TIDL[1:0]		BIAS OFF
0x10	GLBL_INT[7:0]	ON	–	OVLO	VOKB	POKB3	POKB2	POKB1	THI
0x11	GLBL_INTM[7:0]	ONM	–	OVLOM	VOKM	POKB3M	POKB2M	POKB1M	THIM
0x29	CNFG_BB1_A[7:0]	TVSIMO1[7:0]							
0x2A	CNFG_BB1_B[7:0]	ILIM[1:0]		ADE	ENCTL[4:0]				
0x2B	CNFG_BB2_A[7:0]	TVSIMO2[7:0]							
0x2C	CNFG_BB2_B[7:0]	ILIM[1:0]		ADE	ENCTL[4:0]				
0x2D	CNFG_BB3_A[7:0]	TVSIMO3[7:0]							
0x2E	CNFG_BB3_B[7:0]	ILIM[1:0]		ADE	ENCTL[4:0]				

## Register Details

### GLBL\_CNFG (0x09)

BIT	7	6	5	4	3	2	1	0
Field	–	–	SWR	DRV[1:0]		TIDL[1:0]		BIAS OFF
Reset	–	–	OTP	OTP		OTP		OTP
Access Type	–	–	Write, Read	Write, Read		Write, Read		Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SWR	5	Software Auto-Restart Enable	0x0: Disable Auto-Restart (default) 0x1: Enable Auto-Restart
DRV	4:3	SIMO Drive Strength Setting	0x0: Slowest transition time (best for EMI) 0x1: A little faster than 0x0 0x2: A little faster than 0x1 0x3: Fastest transition time (best for efficiency) (default)
TIDL	2:1	Maximum Idle Time Between Pulses When $V_{OUT} < V_{OV}$ .	0x0: 24 $\mu$ s (default) 0x1: 49 $\mu$ s 0x2: 70 $\mu$ s 0x3: 98 $\mu$ s
BIAS OFF	0	Internal BIAS Disable	0x0: Turn on internal BIAS (default) 0x1: Turn off internal BIAS

**GLBL\_INT (0x10)**

BIT	7	6	5	4	3	2	1	0
Field	ON	–	OVLO	VOKB	POKB3	POKB2	POKB1	THI
Reset	0b0	–	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ON	7	ON Pin Rising Edge Interrupt	0x0: No rising edge on on pin detected 0x1: Rising edge on on pin detected
OVLO	5	V <sub>SUP</sub> Supply OVLO Interrupt	0x0: No V <sub>SUP</sub> Overvoltage Interrupt 0x1: V <sub>SUP</sub> Overvoltage Interrupt Detected
VOKB	4	V <sub>SUP</sub> Undervoltage Interrupt	0x0: No V <sub>SUP</sub> Undervoltage Interrupt 0x1: V <sub>SUP</sub> Undervoltage Interrupt Detected
POKB3	3	OUT3 Power Regulation Interrupt	0x0: No OUT3 Power Regulation Interrupt 0x1: OUT3 Power Regulation Interrupt Detected
POKB2	2	OUT2 Power Regulation Interrupt	0x0: No OUT2 Power Regulation Interrupt 0x1: OUT2 Power Regulation Interrupt Detected
POKB1	1	OUT1 Power Regulation Interrupt	0x0: No OUT1 Power Regulation Interrupt 0x1: OUT1 Power Regulation Interrupt Detected
THI	0	Overtemperature Threshold Interrupt	0x0: No Overtemperature Interrupt 0x1: Overtemperature Interrupt Detected

**GLBL\_INTM (0x11)**

BIT	7	6	5	4	3	2	1	0
Field	ONM	–	OVL0M	VOKM	POKB3M	POKB2M	POKB1M	THIM
Reset	0b0	–	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ONM	7	Mask ON pin rising edge Interrupt	0x0: Do not mask ON pin rising edge Interrupt (default) 0x1: Mask ON pin rising edge Interrupt
OVL0M	5	Mask V <sub>SUP</sub> Overvoltage Interrupt	0x0: Do not mask V <sub>SUP</sub> Overvoltage Interrupt (default) 0x1: Mask V <sub>SUP</sub> Overvoltage Interrupt
VOKM	4	Mask V <sub>SUP</sub> Undervoltage Interrupt	0x0: Do not mask V <sub>SUP</sub> Undervoltage Interrupt (default) 0x1: Mask V <sub>SUP</sub> Undervoltage Interrupt
POKB3M	3	Mask OUT3 Power Regulation Interrupt	0x0: Do not mask OUT3 Power Regulation Interrupt (default) 0x1: Mask OUT3 Power Regulation Interrupt
POKB2M	2	Mask OUT2 Power Regulation Interrupt	0x0: Do not mask OUT2 Power Regulation Interrupt (default) 0x1: Mask OUT2 Power Regulation Interrupt
POKB1M	1	Mask OUT1 Power Regulation Interrupt	0x0: Do not mask OUT1 Power Regulation Fault (default) 0x1: Mask OUT1 Power Regulation Interrupt
THIM	0	Mask Overtemperature Threshold Interrupt	0x0: Do not mask Over-Temperature Interrupt (default) 0x1: Mask Over-Temperature Interrupt

**CNFG\_BB1\_A (0x29)**

BIT	7	6	5	4	3	2	1	0
Field	TVSIMO1[7:0]							
Reset	OTP							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
TVSIMO1	7:0	Set Voltage for OUT1	TVSIMO1[7] = 0b0: 1.2V Offset Disabled TVSIMO1[7] = 0b1: 1.2V Offset Enabled OUT1 = 0.8V + 25mV x TVSIMO1[6:0](decimal) Default Value of OUT1 = 1.2V

**CNFG\_BB1\_B (0x2A)**

BIT	7	6	5	4	3	2	1	0
Field	ILIM[1:0]		ADE	ENCTL[4:0]				
Reset	OTP		OTP	OTP				
Access Type	Write, Read		Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
ILIM	7:6	LX Peak Current Limit for OUT1	0x0: ILIM1 = 1.1A 0x1: ILIM1 = 0.8A 0x2: ILIM1 = 0.6A 0x3: ILIM1 = 0.4A (default)
ADE	5	Enable Active Discharge Resistor for OUT1	0x0: Disable discharge resistor (default) 0x1: Enable discharge resistor
ENCTL	4:0	Enable Control for OUT1 ENCTL[4:0] Power-Up Delay for OUT1 ENCTL[4:3] Power-Down Delay for OUT1 ENCTL[2] Enable Power Sequencer for OUT1 ENCTL[1] Output Force ON ENCTL[0]	ENCTL[4:3]: 0b00 = 0ms (default) 0b01 = 10ms 0b10 = 20ms 0b11 = 30ms  ENCTL[2]: 0b0 = (Power-Down Delay = 0ms) 0b1 = (Power-Down Delay = 30ms–Power-Up Delay) (default)  ENCTL[1]: 0b0 = Disable Power Sequence for OUT1 0b1 = Enable Power Sequence for OUT1 (default)  ENCTL[0]: 0b00000 = OUT1 No Force On 0bXXXX1 = OUT1 Force On

**CNFG\_BB2\_A (0x2B)**

BIT	7	6	5	4	3	2	1	0
Field	TVSIMO2[7:0]							
Reset	OTP							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
TVSIMO2	7:0	Set Voltage for OUT2	TVSIMO2[7] = 0b0: 1.2V Offset Disabled TVSIMO2[7] = 0b1: 1.2V Offset Enabled OUT2 = 0.8V + 25mV x TVSIMO2[6:0](decimal) Default Value of OUT2 = 1.8V

**CNFG\_BB2\_B (0x2C)**

BIT	7	6	5	4	3	2	1	0
Field	ILIM[1:0]		ADE	ENCTL[4:0]				
Reset	OTP		OTP	OTP				
Access Type	Write, Read		Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
ILIM	7:6	LX Peak Current Limit for OUT2	0x0: ILIM2 = 1.1A 0x1: ILIM2 = 0.8A (default) 0x2: ILIM2 = 0.6A 0x3: ILIM2 = 0.4A
ADE	5	Enable Active Discharge Resistor for OUT2	0x0: Disable discharge resistor (default) 0x1: Enable discharge resistor
ENCTL	4:0	Enable Control for OUT2 ENCTL[4:0] Power-Up Delay for OUT2 ENCTL[4:3] Power-Down Delay for OUT2 ENCTL[2] Enable Power Sequencer for OUT2 ENCTL[1]	ENCTL[4:3]: 0b00 = 0ms (default) 0b01 = 10ms 0b10 = 20ms 0b11 = 30ms  ENCTL[2]: 0b0 = (Power-Down Delay = 0ms) 0b1 = (Power-Down Delay = 30ms–Power-Up Delay) (default)  ENCTL[1]: 0b0 = Disable Power Sequence for OUT2 0b1 = Enable Power Sequence for OUT2 (default)  ENCTL[0]: 0b00000 = OUT2 No Force On 0bXXXX1 = OUT2 Force Onult)

**CNFG\_BB3\_A (0x2D)**

BIT	7	6	5	4	3	2	1	0
Field	TVSIMO3[7:0]							
Reset	0x64							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
TVSIMO3	7:0	Set Voltage for OUT3	TVSIMO3[7] = 0b0: 1.2V Offset Disabled TVSIMO3[7] = 0b1: 1.2V Offset Enabled OUT3 = 0.8V + 25mV x TVSIMO3[6:0](decimal) Default Value of OUT3 = 3.3V

**CNFG\_BB3\_B (0x2E)**

BIT	7	6	5	4	3	2	1	0
Field	ILIM[1:0]		ADE	ENCTL[4:0]				
Reset	OTP		OTP	OTP				
Access Type	Write, Read		Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
ILIM	7:6	LX Peak Current Limit for OUT3	0x0: ILIM3 = 1.1A (default) 0x1: ILIM3 = 0.8A 0x2: ILIM3 = 0.6A 0x3: ILIM3 = 0.4A
ADE	5	Enable Active Discharge resistor for OUT3	0x0: Disable discharge resistor (default) 0x1: Enable discharge resistor
ENCTL	4:0	Enable Control for OUT3 Power-Up Delay for OUT3 Power-Down Delay for OUT3 Enable Power Sequencer for OUT3	ENCTL[4:3]: 0b00 = 0ms (default) 0b01 = 10ms 0b10 = 20ms 0b11 = 30ms  ENCTL[2]: 0b0 = (Power-Down Delay = 0ms) 0b1 = (Power-Down Delay = 30ms–Power-Up Delay) (default)  ENCTL[1]: 0b0 = Disable Power Sequence for OUT3 0b1 = Enable Power Sequence for OUT3 (default)  ENCTL[0]: 0b00000 = OUT3 No Force On 0bXXXX1 = OUT3 Force On

## Applications Information

### Maximum Output Power

Because the SIMO shares one inductor between three outputs, the maximum power available at any one output is a function of the power being used by the other two outputs. In order to determine if a set of output voltages and loads can be supported, it is necessary to calculate the duty for each output, and to guarantee that the total is less than 100%. The sum of the duties is called Utilization (U).

$$U = \text{Duty}_{\text{OUT1}} + \text{Duty}_{\text{OUT2}} + \text{Duty}_{\text{OUT3}} \quad (\text{Equation 3})$$

The duty for one output is simply the percentage of switching time required to maintain that output at a given load. The duty is a function of the maximum load,

$$\text{Duty}_{(n)} = I_{\text{LOAD}(n)} / I_{\text{MAX}(n)} \quad (\text{Equation 4})$$

where the maximum load is determined by the peak inductor current limit,  $I_{\text{LIM}(n)}$ , the input and output voltages,  $V_{\text{IN}}$  and  $V_{\text{OUT}(n)}$ , and the converter efficiency,  $\text{Eff}_{(n)}$ .

$$I_{\text{MAX}(n)} = (I_{\text{LIM}(n)} / 2) \times \text{Eff}_{(n)} / (1 + V_{\text{OUT}(n)} / V_{\text{IN}}) \quad (\text{Equation 5})$$

The peak inductor current can be set differently for each output in order to trade max output current for efficiency, explaining why a "(n)" is added to the variable names.

**Example:** We might like to determine if the following set of loads can be supported, assuming a 2.7V minimum input and a 1A peak inductor current for all outputs

$$V_{\text{OUT1}} = 1.2\text{V}, I_{\text{OUT1}} = 80\text{mA}$$

$$V_{\text{OUT2}} = 1.8\text{V}, I_{\text{OUT2}} = 75\text{mA}$$

$$V_{\text{OUT3}} = 3.3\text{V}, I_{\text{OUT3}} = 50\text{mA}$$

We calculate the maximum output currents, assuming reasonable efficiencies

$$I_{\text{MAX1}} = (1/2) \times 79\% / (1 + 1.2/2.7) = 272\text{mA}$$

$$I_{\text{MAX2}} = (1/2) \times 83\% / (1 + 1.8/2.7) = 249\text{mA}$$

$$I_{\text{MAX3}} = (1/2) \times 87\% / (1 + 3.3/2.7) = 196\text{mA}$$

Utilized capacity (U) is calculated as :

$$U = \frac{I_{\text{OUT1}}}{I_{\text{MAX1}}} + \frac{I_{\text{OUT2}}}{I_{\text{MAX2}}} + \frac{I_{\text{OUT3}}}{I_{\text{MAX3}}}$$

U should be less than 100% , otherwise the outputs will be under regulated.

$$\begin{aligned} U &= (80/272) + (75/249) + (50/196) \\ &= 29.4\% + 30.1\% + 25.5\% \\ &= 85.0\% \end{aligned}$$

Since  $U < 100\%$  , this combination of loads can be supported.

### SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels.

[Table 7](#) shows typical output currents for common applications where the utilized capacity has been calculated based on Equation 3.

$$\text{ESR}_{\text{COUT}} = 5\text{m}\Omega, L = 2.2\mu\text{H}, \text{DCR} = 100\text{m}\Omega$$

**Table 7. SIMO Available Output Current for Common Applications**

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3
$V_{\text{IN\_MIN}}$	2.7V	3.2V	3.4V
OUT1	1V at 75mA	1V at 50mA	1V at 50mA
OUT2	1.2V at 50mA	1.2V at 75mA	1.2V at 150mA
OUT3	1.8V at 25mA	5V at 25mA	1.5V at 100mA
$I_{\text{LIM1}}$	0.6A	0.6A	0.6A
$I_{\text{LIM2}}$	0.6A	0.6A	0.8A
$I_{\text{LIM3}}$	1.1A	1.1A	1.1A
Utilized Capacity	91.6%	92.9%	88.4%



### Inductor Selection

Choose a 2.2μH inductor with a saturation current that is greater than the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $I_{LIM}$ ). For example, if the 3-channel SIMO buck-boost has programmed peak current limit settings of 0.6A, 0.8A, and 1.1A, then choose the saturation current to be greater than 1.1A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system. For systems where the expected load currents are not well known, you can choose the RMS current to be at least 60% of the max value associated with the maximum peak current limit setting for all of the SIMO buck-boost channels ( $I_{LIM}$ ). 60% of the max value is a safe choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR) and solution size of the inductor. Typically, smaller sized inductors have larger DCR and ACR that reduces efficiency and the available output current. Note that many inductor manufacturers have inductor families which contain different versions of core material in order to balance trade offs between DCR and ACR (i.e., core losses).

See [Table 8](#) for a list of recommended inductors. Inductor technology may have advanced since the date on which this table was generated, so it may no longer represent the best market offerings.

### Input Capacitor Selection

Choose the input bypass capacitance ( $C_{IN}$ ) to be 10μF. Larger values of  $C_{IN}$  improve the decoupling for the SIMO regulator.

$C_{IN}$  reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V max), use a 6.3V capacitor voltage rating.

$V_{PWR}$  is a critical discontinuous current path that requires careful bypassing. When the SIMO detects that an output is below its regulation threshold, a switching cycle begins and the  $V_{PWR}$  current ramps up as a function of the input voltage and inductor ( $di/dt = V_{IN}/L$ ) until it reaches the peak current limit ( $I_{LIM}$ ). Once  $I_{LIM}$  is reached, the  $V_{PWR}$  current falls to zero rapidly (~5ns). This rapid current decrease makes the parasitic inductance in the PGND to input capacitor to  $V_{PWR}$  path critical. In the PCB layout, place  $C_{IN}$  as close as possible to the power pins ( $V_{PWR}$  and PGND) to minimize parasitic inductance. If making connections to the input capacitor through vias, ensure that the vias are rated for the expected input current so they do not contribute excess inductance and resistance between the bypass capacitor and the power pins.

### Boost Capacitor Selection

Choose the boost capacitance ( $C_{BST}$ ) to be 100nF. Smaller values of  $C_{BST}$  (< 50nF) result in insufficient gate drive for the output FETs M3\_x. Larger values of  $C_{BST}$  (> 10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended. The voltage rating for  $C_{BST}$  should be greater than or equal to 6.3V.

**Table 8. Recommended Inductors**

MANUFACTURER	PART NUMBER	L (μH)	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	MAX DCR (mΩ)	X (mm)	Y (mm)	Z (mm)
MURATA	DFM18PAN2R2MG0L	2.2	1.4	0.9	390	1.6	0.8	1
MURATA	DFE201208S-2R2M	2.2	1.8	1.4	204	2	1.2	0.8
MURATA	DFE201612E-2R2M	2.2	2.4	1.8	116	2	1.6	1.2
WURTH	74479299222	2.2	3.5	2.1	106	2.5	3.2	1.2
COILCRAFT	XFL4020-222ME	2.2	3.7	8	23.5	4	4	2.1
WURTH	74438357022	2.2	7	5.2	26	4.1	4.1	3.1

### Output Capacitor Selection

Choose each output bypass capacitance ( $C_{OUTx}$ ) based on the desired output voltage ripple. Larger values of  $C_{OUTx}$  improve the output voltage ripple, but also increase the input surge currents during soft-start and output voltage changes. The peak-to-peak output voltage ripple ( $\Delta V$ ) is a function of the inductor value ( $L$ ), the output voltage ( $V_{OUT}$ ), and the peak current limit setting ( $I_{LIM}$ ). The output capacitor value can be calculated based on Equation 6.

$$C_{OUT} = \frac{L \times I_{LIM}^2}{2 \cdot V_{OUT} \cdot \Delta V} \quad (\text{Equation 6})$$

For example, for an output voltage of 3.3V, using a 2.2 $\mu$ H inductor, peak current limit of 1A, if 1% peak to peak output voltage ripple is desired, then the required effective output capacitance is :

$$C_{OUT} = \frac{2.2\mu\text{H} \times 1\text{A}^2}{2 \times 3.3\text{V} \times 33\text{mV}} = 10.1\mu\text{F}$$

So a 22 $\mu$ F rated output capacitor can be used which would derate to no less than 10.1 $\mu$ F as a function of dc bias.

$C_{OUTx}$  is required to keep the output voltage ripple small. The impedance of the output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 5\text{m}\Omega + \leq 500\text{pH}$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, it is possible for an 0603 case size capacitor to perform well, while an 0402 case size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance (1 $\mu$ F) but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

OUTx is a critical discontinuous current path that requires careful bypassing. When the SIMO detects that an output is below its target, it charges the inductor to a peak current limit ( $I_{LIM}$ ) and then discharges that inductor into the output. At the moment the charge is applied to the output, the current increases rapidly and then decays relatively



slowly. This rapid current increase makes the parasitic inductance in the OUTx to output capacitor to PGND path critical. In the PCB layout, place  $C_{OUTx}$  as close as possible to OUTx and PGND to minimize parasitic inductance. If making connections to the output capacitor through vias, ensure that the vias are rated for the expected output current so they do not contribute excess inductance and resistance.

### Unused Outputs

Do not leave unused outputs unconnected. If an output left floating is accidentally enabled, inductor current will dump into an open pin, and the output voltage will soar above the absolute maximum rating, potentially causing damage to the device. If the unused output is guaranteed to be always disabled, connect that output to ground. If an unused output can be enabled at any point during operation (such as startup or accidental software access), then implement one of the following:

- 1) Bypass the unused output with a 1 $\mu$ F ceramic capacitor to ground.
- 2) Connect the unused output to the power input ( $V_{PWR}$ ). This connection is beneficial because it does not require an external component for the unused output. The power input and its capacitance receives the energy packets when the regulator is enabled and  $V_{IN}$  is below the target output voltage of the unused output. Circulating the energy back to the power input ensures that the unused output voltage does not fly high.
  - Note that the active discharge resistor of the unused output should be disabled ( $ADE = 0$ ).
- 3) Connect the unused output to another power output that is above the target voltage of the unused output. In the same way as the option listed above, this connection is beneficial because it does not require an external component for the unused output. Unlike the option above, this connection is preferred in cases where the unused output voltage bias level is always above the unused output voltage target because no energy packages are provided to the unused output.
  - Note that the active discharge resistor of the unused output should be disabled ( $ADE = 0$ ).

Typical Application Circuits



MAX17270/MAX17271

nanoPower Triple-Output, Single-Inductor,  
Multiple-Output (SIMO) Buck-Boost Regulator

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	NUMBER OF OUTPUTS	PIN-PACKAGE	FEATURES
MAX17270ETE+	-40°C to +85°C	3	16 pin, 3 x 3mm <sup>2</sup> TQFN	Enable Inputs, Resistor Configurable
MAX17271ETE+	-40°C to +85°C	3	16 pin, 3 x 3mm <sup>2</sup> TQFN	I <sup>2</sup> C Configurable, Pushbutton Input, RSTB Output
MAX17270ENE+	-40°C to +85°C	3	4 x 4 bump, 0.4mm Pitch WLP	Enable Inputs, Resistor Configurable
MAX17270AENE+	-40°C to +85°C	3	4 x 4 bump, 0.4mm Pitch WLP	Enable Inputs, Resistor Configurable, Active Discharge Enabled
MAX17271ENE+	-40°C to +85°C	3	4 x 4 bump, 0.4mm Pitch WLP	I <sup>2</sup> C Configurable, Pushbutton Input, RSTB Output

+Denotes a lead(Pb)-free/RoHS-compliant package.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/18	Initial release	—
1	2/18	Updated <i>Electrical Characteristics</i> table, <i>Typical Operating Characteristics</i> section, Table 1, Table 7, and <i>Inductor Selection</i> section	4, 5, 7, 8, 12, 25, 26, 29
2	5/18	Updated <i>Typical Operating Characteristics</i>	
3	8/18	Updated <i>Typical Operating Characteristics and Ordering Information</i>	9, 33
4	7/19	Removed references to MAX17272 and MAX17273, updated <i>Applications</i> section, removed TOCs 4 through 6, updated <i>Pin Description</i> and <i>Register Details</i> tables, updated <i>Ordering Information</i> table	1, 2, 4, 5, 7-14, 17-21, 23-25, 27-34
5	9/19	Added PODs to <i>Package Information</i> section, updated <i>I<sup>2</sup>C Slave Address</i> section, updated <i>Ordering Information</i> table	4, 5, 22, 36

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the *Electrical Characteristics* table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.