

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/NAND/TF/QSPI
Page 10	PMIC
Page 11	BOOT CFG
Page 12	USB
Page 13	HDMI
Page 14	CODEC
Page 15	Ethernet
Page 16	WiFi/BT
Page 17	PCIe
Page 18	MIPI/DSI/CSI
Page 19	MicroSD/IR/LED/BTN
Page 20	Debug
Page 21	EXP CN
Page 22	NOTE
Page 23	IOMUX
Page 24	
Page 25	
Page 26	
Page 27	
Page 28	
Page 29	

Revision History

Rev. Code	Date	By	Description
A	2016-12-09	Javen	1 Revision preliminary version
A1	2017-05-26	Javen	1 Change J1401 M.2 connector from sink type to non-sink type 2 Update U1001 schematic lib 3 Add R760 to control the VDD_SNV5_0V9 power up sequence 4 DNP D903, R915, change R936 to 44.2K, Add R942,R943,D910 5 Change R715 to 10K, add R761 44.2K OHM/0402,C799 1uF/0402 6 Add Q1402-Q1404, R1458-R1462, C1439-C1441 to prevent current drop during power up due to CAP,DNP C1418,C1419 7 Add R1802, R1803 to keep VIO voltage for IO REF 8 J801 change to femal header 9 Change D1702,D1703 connection to reduce the CP2105 Program step 10 Change R934 to 1K OHM 11 Add R845,R846 for backup 12 Add C779,C929-C932 13 J1201 PIN2 change to 2.5V 14 Add R510,R511,R512,R513 as back up of different HCSL OSC 15 Exchange UART1 and UART2 on CP2105 due to ECI support special input 16 DNP R909,R910,R911,R912, Install R905,R906,R907,R908 17 Add L104 FB for PLL to reduce noise 18 Add R764,Q704,R763 to support over drive mode
B1	2017-07-24	Javen	1 Change WiFi to QCA6174A 2 Change USB TYPE-C connector 3 Change R1004,R1009 PU to DCDC_5V_CN 4 Add C714 to prevent ARM voltage drop when DVFS from 1.0V to 0.9V 5 DNP R1227 6 Add R1437,Q1405,R1463,D1403,D403 7 Change R1459 to PCIe_nDIS 8 Install R1411,R1442-R1449,C401 9 Change C913 to 1nF 10 Change R842 to 1M OHM 11 DNP C727 add C781 to prevent the power up sequence
B2	2017-08-14	Javen	1 Add C781 2 Add R1464, D1404, D1405 for WiFi enable backup 3 DNP D1609 to prevent the SDIO power on later than POR_B 4 Install R409 4.7K, change R401 to 0 OHM 5 Add R621 for backup

1. Unless Otherwise Specified:

- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:

- _B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals


5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~JW~		Drawing Title: mScale850 EVK	
Drawn by: ~JW~		Page Title: Title and Rev History	
Approved: <Approver>		Size C	Document Number SCH-29615 PDF: SPF-29615 Date: Monday, September 25, 2017
		Rev B1	Sheet 1 of 28


mScale850 EVK Block Diagram

Block Diagram Rev 0.6

MCIMX8M-EVK
MCIMX8M-AUD




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~JW~	Drawing Title: mScale850 EVK	ICAP Classification: CP:	IUC: X PUB:
Drawn by: ~JW~	Page Title: Block Diagram		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 2 of 28	



MCIMX8M-EVK Board PWR TREE

NXP		Microcontroller Product Group	
<small>1501 Wilshire Canyon Drive West Austin, TX 78758-8550</small>		<small>©2017 NXP Semiconductors</small>	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
Designer: -csw-	Disabling Title:	ICAP Classification:	CP: BUC: X: PUB:
Drawn by: -csw-	Page Title:	mScale850 EVK	
Approved: -csw-	Page Title:	Power Tree	
Checked:	Document Number:	SCH-49615 PDF: SFF-29615	
Date:	Monday, September 25, 2017	Sheet:	3 of 23







mScale850 PWR




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78756-8580	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~		Drawing Title: mScale850 EVK	
Drawn by: ~W~		Page Title: CPU PWR	
Approved: ~Approver~		Size C	Document Number SCH-28615 PDF: SPF-29615
Date: Monday, September 25, 2017		Sheet 4	of 28

LPDDR4







U101A i.MX8M - DDR (LPDDR4/DDR4/DDR3)		
DRAM CA0_A AD17	DRAM DQ00 AE23	DRAM DATA0_A
DRAM CA1_A AE16	DRAM DQ01 AE24	DRAM DATA1_A
DRAM CA2_A AB20	DRAM DQ02 AE25	DRAM DATA2_A
DRAM CA3_A AE20	DRAM DQ03 AE26	DRAM DATA3_A
DRAM CA4_A AE19	DRAM DQ04 Y6	DRAM DATA4_A
DRAM CA5_A AE19	DRAM DQ05 AA24	DRAM DATA5_A
DRAM CA5_A / A5 / A5	DRAM DQ06 AA25	DRAM DATA6_A
DRAM CS0_A AE18	DRAM DQ07 AB22	DRAM DATA7_A
DRAM CS0_A / CS0_n / CS0#	DRAM DQ08 AA23	DRAM DATA8_A
CS1_A / CS1_n / CS1#	DRAM DQ09 AA23	DRAM DATA9_A
DRAM CKE0_A AC16	DRAM DQ10 AA20	DRAM DATA10_A
DRAM CKE1_A AE17	DRAM DQ11 AA18	DRAM DATA11_A
DRAM CK T_A AD14	DRAM DQ12 AB19	DRAM DATA12_A
DRAM CK C_A AE14	DRAM DQ13 AB19	DRAM DATA13_A
	DRAM DQ14 AA17	DRAM DATA14_A
	DRAM DQ15 AA17	DRAM DATA15_A
	DRAM DM0 AD23	DRAM DM0_A
	DRAM DM1 AB20	DRAM DM1_A
	DRAM DQSO_P AC24	DRAM DQSO_T_A
	DRAM DQSO_N AC25	DRAM DQSO_C_A
	DRAM DQS1_P AC21	DRAM DQS0_S1_T_A
	DRAM DQS1_N AC21	DRAM DQS0_S1_C_A
	DRAM DQ16 AE3	DRAM DATA0_B
	DRAM DQ17 AE4	DRAM DATA1_B
	DRAM DQ18 AD4	DRAM DATA2_B
	DRAM DQ19 AA2	DRAM DATA3_B
	DRAM DQ20 AA4	DRAM DATA4_B
	DRAM DQ21 Y1	DRAM DATA5_B
	DRAM DQ22 AA1	DRAM DATA6_B
	DRAM DQ23 AA4	DRAM DATA7_B
	DRAM DQ24 AA4	DRAM DATA8_B
	DRAM DQ25 AA4	DRAM DATA9_B
	DRAM DQ26 AA6	DRAM DATA10_B
	DRAM DQ27 AA8	DRAM DATA11_B
	DRAM DQ28 AB7	DRAM DATA12_B
	DRAM DQ29 AA9	DRAM DATA13_B
	DRAM DQ30 AA9	DRAM DATA14_B
	DRAM DQ31 AA9	DRAM DATA15_B
	DRAM DM2 AD3	DRAM DM0_B
	DRAM DM3 AB6	DRAM DM1_B
	DRAM DQS2_P AC2	DRAM DQS0_S1_T_B
	DRAM DQS2_N AC1	DRAM DQS0_S1_C_B
	DRAM DQS3_P AB5	DRAM DQS0_S1_T_B
	DRAM DQS3_N AC5	DRAM DQS0_S1_C_B



Power supply voltage ramp:
RESET_n is held LOW.
VDD1 >= VDD2
VDD2 >= VDDQ





NXP		Microcontroller Product Group	
6501 Williams Canyon Drive West		Austin, TX 78758-8580	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: ~W-		Drawing Title: mScale850 EVK	
Drawn by: ~W-		Page Title: LPDDR4	
Approved: ~Approver		Size C	Document Number SCH-29615 PDF: SPF-29615
Date: Monday, September 25, 2017	Sheet 5 of 28		Rev B1



-Internal pullup resistors 27 kOhm;
-Internal pulldown resistor of 90kOhm is always enabled

BOOT_MODE0	>>	BOOT_MODE0
BOOT_MODE1	>>	BOOT_MODE1
ONOFF	>>	ONOFF
PMIC_STBY_REQ	>>	PMIC_STBY_REQ
PMIC_ON_REQ	>>	PMIC_ON_REQ

JTAG Debug









mScale850 MISC

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~	Drawing Title: mScale850 EVK	ICAP Classification: CP:	IUO: X PUB:
Drawn by: ~W~	Page Title: CPU PERI2		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 7	of 28

mScale850 PHY


VDD_PHY_3V3 → VDD_PHY_3V3
 VDD_PHY_1V8 → VDD_PHY_1V8
 VDD_PHY_0V9 → VDD_PHY_0V9

USB_RESREF: Attach a 200-Ω ± 100-ppm/°C precision resistor-to-ground on the board.
 MIPI_DSI_REXT: 15k-Ω
 PCIe1: 200-Ω±1% ± 100-ppm/°C precision resistor to-ground on the board.
 HDMI: a 490Ω (±1% tolerance) resistor to-ground on the board





		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~	Drawing Title: mScale850 EVK		
Drawn by: ~W~	Page Title: CPU PHY		
Approved: <Approver>	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 8 of 28	


eMMC 5.0 Footprint



Hinge Type MicroSD




QSPI-A



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~ W ~	Drawing Title: mScale850 EVK	ICAP Classification: CP-	IUC: X PUBL
Drawn by: ~ W ~	Page Title: Flash		
Approved: ~ Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 9	of 28

SYS PMIC/PWR



mScale850 ADD SPEC V2.0

SEQ	PWR	MIN	TYP	MAX	Curr(mA)
1	NVCC_SNV5	3	3.3	3.6	2
2	VDD_SNV5	0.81	0.9	0.99	2
3	VDD_SOC/VDDA_0P9	0.81	0.9	0.99	3600
4	VDD_GPU	0.81	0.9/1.0	1.1	2000
4	VDD_VPU	0.81	0.9/1.0	1.1	1000
4	VDD_DRAM	0.81	1.0	1.05	2500
4	VDD_ARM	0.81	0.9/1.0	1.1	4000
5	VDDA_IPS_3xx	1.62	1.8	1.89	250
5	VDDA_DRAM	1.71	1.8	1.89	50
6	NVCC_DRAM		1.1/1.2/1.35	2170	
6	NVCC_3V3	3	3.3	3.6	100
6	NVCC_1V8	1.65	1.8	1.95	450
7	3.3V PHY	3.069	3.3	3.63	100
7	1.8V PHY	1.674	1.8	1.98	50
7	0.9V PHY	0.837	0.9	0.99	250

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78755-8589

ICAP Classification: CP- IUC: X PUB:

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.


Designer: ~W-	Drawing Title: mScale850 EVK	
Drawn by: ~W-	Page Title: PMIC	
Approved: ~Approver-	Size C	Document Number SCH-28615 PDF: SPF-28615
PCR B	Date: Wednesday, September 27, 2017	Sheet 10 of 28

mScale 8Quad Boot ROM Fuse <Default: QSPI BOOT>




Address	7	6	5	4	3	2	1	0
0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
0x470[15:8]	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable		001 - SD/eSD	Port Select: 00 - eSDHC1 01 - eSDHC2		Power Cycle Enable '0' - No power cycle '1' - Enabled via		SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
0x470[15:8]			010 - MMC/eMMC	Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5		
0x470[15:8]			011 - NAND	QSPI Instance 0 - QuadSPI 1 - Reserved		SDR SMP: "000": Default "001-111"		
0x470[15:8]			100 - QSPI			Port Select: 000 - eCSP1 001 - eCSP2		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)
0x470[15:8]			110 - SPI NOR					
0x470[15:8]	Others - Reserved for future use							
	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Reserved		Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved
MMC/eMMC	0x470[7:0]			Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.	Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved		USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V
NAND	0x470[7:0]	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		BT_TOGGLEMODE		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.		Reserved
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved
SPINOR	0x470[7:0]	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		Reserved	Reserved	Reserved	Reserved	Reserved

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved

Boot Device: eMMC/MicroSD



Item	Power state	ON/OFF	RST	OE	DIP SW	BM1	BMO	Note	Description
1	During Power Up	H (No press)	L	H	1-4 : OFF; 2-3 : ON	0	1	Serial Downloader	Item 1/2 for system development
2	During Power Up	H (No press)	L	H	1-4 : ON; 2-3 : OFF	1	0	Internal Boot	Item 2/3 for system upgrade
3	During Power Up	L (Press)	L	L	1-4 : ON; 2-3 : OFF	0	1	Serial Downloader	
4	After Power Up	H (No press)	H	H	/ / / /	/ /	/ /	No power key event	
5	After Power Up	L (Short Press)	H	H	/ / / /	/ /	/ /	Power key event	Normal power key function
6	After Power Up	L (Long Press)	H	H	/ / / /	/ /	/ /	System power down	




NXP Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78755-8550

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP- IUC: X PUB: B

Designer: <N>	Drawing Title: mScale850 EVK
Drawn by: <N>	Page Title: BOOT_CFG
Approved: <N>	Size C Document Number SCH-28615 PDF: SPF-28615
Rev B1	Date: Monday, September 25, 2017 Sheet 11 of 28


USB3.0/2.0 TYPE-C/HOST




NXP		Microcontroller Product Group	
6501 William Cannon Drive West Austin, TX 78758-8580			
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: ~W/		Drawing Title: mScale850 EVK	
Drawn by: ~W/		Page Title: USB	
Approved: ~Approver		Size C	Document Number SCH-28615 PDF: SPF-28615
		Date: Monday, September 25, 2017	Sheet 12 of 28

HDMI 2.0a TX

HDMI data EMI/ESD




HDMI TYPE A




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~JW~	Drawing Title: mScale850 EVK		
Drawn by: ~JW~	Page Title: HDMI		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 13 of 28	

24-bit 192kHz Stereo DAC 2Vrms Line Out



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~JW~	Drawing Title: mScale850 EVK	ICAP Classification: CP:	IUC: X PUB:
Drawn by: ~JW~	Page Title: CODEC		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 14 of 28	



RGMII 10/100/1000 Ethernet




Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD0 to set the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00".
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	0000 1000 Base-T, RGMII
RXD2	MODE[1]	0	0001 1000 Base-X, RGMII
RX_CLK	MODE[2]	0	0010 1000 Base-X, RGMII, SGMII, SGMII, SGMII
RXD3	MODE[3]	0	0100 1000 Base-X/T, TRANS, 75Ω
			0110 100 Base-X, RGMII, SGMII, SGMII
			0111 100 Base-X/T, TRANS, SGMII
			1011 RGMII, copper fiber auto-detection
			1101 100 Base-FX, RGMII, 75Ω
			1111 100 Base-FX/TX, TRANS, 75Ω, SGMII
			Others reserved
LED_LINK1000	INT_SELECT	1	0: INT ; 1: GPIO

Power-on Strapping Pins CFG




Low Profile Tab-UP RJ45 with Magnetics / LED




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~ Drawing Title: mScale850 EVK		ICAP Classification: CP: IUC: X PUB:	
Drawn by: ~W~ Page Title: Ethernet		Size C Document Number SCH-29615 PDF: SPF-29615	
Approved: ~Approver~ Date: Monday, September 25, 2017		Rev B1 Sheet 15 of 28	

WiFi/BT 802.11a/b/g/n/ac + Bluetooth 4.1/ EDR



NOTE:
This component share PCB package
When use 9FGV0241 PINS: GND;PIN7:1.8V
When use P16CFG1201BZDIEX PINS:1.8V;PIN7:3.3V

PCIe MEMS OSC




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W/~- Drawing Title: mScale850 EVK		ICAP Classification: CP: IUC: X PUB:	
Drawn by: ~W/~- Page Title: WiFi/BT		Size C Document Number SCH-28615 PDF: SPF-28615	
Approved: ~Approver~ Date: Monday, September 25, 2017		Rev B1 Sheet 16 of 28	


PCIe M.2/NGFF

NOTE:
This component share PCB package
When use 9FGV0241 PIN5: GND; PIN7: 1.8V
When use 1P6CFG1201BZD1EX PIN5: 1.8V; PIN7: 3.3V


PCIe MEMS OSC






PCIe PWR






3.3V->1.8V Level Shifter



M.2 (NGFF) CN





		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W/- Drawing Title: mScale850 EVK		ICAP Classification: CP- IUC: X PUBB	
Drawn by: ~W/- Page Title: mini-PCIe		Date: Tuesday, September 26, 2017 Sheet 17 of 28	
Approved: ~Approver- Size C Document Number SCH-28615 PDF: SPF-29615		Rev B1	




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8558	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~	Drawing Title: mScale850 EVK	ICAP Classification: CP-	IUC: X PUB#
Drawn by: ~W~	Page Title: MIPI/DSI/CSI		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 18 of 28	

MicroSD/Infrared/LED


SD3.0 IO PWR




SD3.0 PWR



STATUS/PWR LED






Inferad Remote Control




		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78735-8589	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: ~JW~		Drawing Title: mScale850 EVK	
Drawn by: ~JW~		Page Title: SD/IR/LED/BTN	
Approved: ~Approver~		Size C	Document Number SCH-29615 PDF: SPF-29615
		Date: Monday, September 25, 2017	Rev B1
		Sheet 19	of 28

UART-USB DBG




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~JW~	Drawing Title: mScale850 EVK	ICAP Classification: CP-	IUC: X PUBL
Drawn by: ~JW~	Page Title: Debug UART		
Approved: ~Approver~	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 20 of 28	

EXP CN



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: ~W~ Drawing Title: mScale850 EVK		ICAP Classification: CP: IUC: X PUB:	
Drawn by: ~W~ Page Title: Expansion CN		Size C Document Number SCH-29615 PDF: SPF-29615 Rev B1	
Approved: <Approver>		Date: Monday, September 25, 2017 Sheet 21 of 28	

NOTE:

		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78735-8550	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJC: X PUB:			
Designer: <N>	Drawing Title: mScale850 EVK		
Drawn by: <N>	Page Title: NOTE		
Approved: <Approver>	Size C	Document Number SCH-29615 PDF: SPF-29615	Rev B1
Date: Monday, September 25, 2017		Sheet 22	of 28

