

SGMII and **Gb** Ethernet PCS IP Core

User Guide

FPGA-IPUG-02077-1.6

November 2022



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



Contents

Acronym	is in This Document	5
1. Intro	oduction	6
1.1.	Quick Facts	6
1.2.	Features	6
1.3.	Conventions	7
1.3.3	1. Nomenclature	7
1.3.2	2. Signal Names	7
1.3.3	3. Attribute Names	7
2. Fund	ctional Descriptions	8
2.1.	Overview	8
2.2.	Signal Description	9
2.3.	Attribute Summary	12
2.4.	Register Description	13
2.4.3	1. Control Register	14
2.4.2	2. Status Register	15
2.4.3	3. Advertised Ability Register	15
2.4.4	4. Link Partner Ability	16
2.4.	5. Auto Negotiation Expansion Register	17
2.4.6		
2.4.	_	
2.4.8	8. PCS Control Register 0	18
2.4.9	9. PCS Control Register 1	18
2.4.3	-	
2.4.3		
2.4.3	12. PCS Control Register 11	20
2.5.	Module Description	
2.5.1	1. SERDES and PCS	20
2.5.2		
2.5.3		
2.5.4	4. Auto-Negotiation State Machine	22
3. IP G	Seneration, Simulation, and Validation	
3.1.	Generating the IP	
3.2.	Running Functional Simulation	
3.3.	Constraining the IP	
3.4.	IP Evaluation	
3.5.	Hardware Validation	
4. Orde	ering Part Number	
	x A. Resource Utilization	
	res	
	Support Assistance	
	History	



Figures

Figure 2.1. SGMII/Gb Ethernet PCS IP Top-Level Block Diagram	8
Figure 2.2. Detailed Block Diagram	
Figure 2.3. SGMII TX-Side Signals Relationship	21
Figure 2.4. SGMII RX-Side Signals Relationship	22
Figure 3.1. Module/IP Block Wizard	23
Figure 3.2. Configure User Interface of SGMII IP Core	23
Figure 3.3. Check Generating Result	24
Figure 3.4. Updated Input Files list	25
Figure 3.5. Simulation Wizard	
Figure 3.6. Adding and Reordering Source	25
Figure 3.7. Parse HDL files for simulation	26
Figure 3.8. Summary	26
Tables	
Table 1.1. SGMII IP Quick Facts	
Table 2.1. SGMII IP Core Signal Description	g
Table 2.2. Attributes Table	12
Table 2.3. Attributes Descriptions	
Table 2.4. Register Address Map	13
Table 2.5. Access Type Definition	13
Table 2.6. Control Register	
Table 2.7. Status Register	15
Table 2.8. For PCS=GbE	15
Table 2.9. For PCS=SGMII-PHY-Side	16
Table 2.10. For PCS=SGMII-MAC-Side	16
Table 2.11. For PCS=GbE	16
Table 2.12. For PCS=SGMII-PHY-Side	17
Table 2.13. Auto Negotiation Expansion Register	17
Table 2.14. Extended Status Register	17
Table 2.15. Configuration Source Control Register	17
Table 2.16. PCS Control Register O	18
Table 2.17. PCS Control Register 1	18
Table 2.18. PCS Control Register 9	19
Table 2.19. PCS Control Register 10	19
Table 2.20. PCS Control Register 11	20
Table 3.1. Generated File List	24



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
СТС	Clock Tolerance Compensation
FIFO	First In First Out
LMMI	Lattice Memory Mapped Interface
RTL	Register Transfer Language
SGMII	Serial Gigabit Media Independent Interface



1. Introduction

The Serial Gigabit Media Independent Interface (SGMII) connects Ethernet Media Access Controllers (MACs) and Physical Layer Devices (PHYs). This IP core may be used in bridging applications and/or PHY implementations. It is widely used as an interface for a discrete Ethernet PHY chip.

1.1. Quick Facts

Table 1.1 shows the summary of the SGMII IP.

Table 1.1. SGMII IP Quick Facts

IP Requirements	Supported FPGA Families	CrossLink™-NX, Certus™-NX, CertusPro™-NX, Lattice Avant	
	Targeted Devices	LIFCL-40, LIFCL-17, LFD2NX-40, LFD2NX-17, LFCPNX-100, LFMXO5-25, LAV-AT-500E	
Resource Utilization	Supported User Interface	(G)MII	
	Resources	See Table A.1. Resource Utilization.	
Design Tool Support	Lattice Implementation	IP Core v1.0.x – Lattice Radiant™ software 2.1 IP Core v1.1.x - Lattice Radiant software 2.2 and Lattice Propel™ Builder software 2.0 IP Core v1.2.x - Lattice Radiant software 3.0 and Lattice Propel Builder software 2.0 IP Core v.1.4.x - Lattice Radiant software 3.2	
	Synthesis	Lattice Synthesis Engine Synopsys® Synplify Pro for Lattice	
	Simulation	For a list of supported simulators, see the Lattice Radiant software user guide.	

1.2. Features

The key features of the SGMII IP include:

- Physical Coding Sublayer (PCS) functions of the Cisco SGMII Specification, Revision 1.8
- PCS functions for IEEE 802.3z (1000BaseX)
- Dynamic selection of SGMII/1000BaseX PCS operation
- Support for MAC or PHY mode for SGMII auto-negotiation
- Support for (G)MII data rates of 1 Gbps, 100 Mbps, 10 Mbps
- Easy Connect option for seamless integration with Lattice Semiconductor's Tri-Speed MAC (TSMAC) IP core
- Management Interface Port for control and maintenance



1.3. Conventions

1.3.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.3.2. Signal Names

Signal names that end with:

- _n are active low (asserted when value is logic 0)
- _i are input signals
- _o are output signals

1.3.3. Attribute Names

Attribute names in this document are formatted in title case and italicized (Attribute Name).



2. Functional Descriptions

2.1. Overview

SGMII/Gb Ethernet PCS IP core converts GMII frames into 8-bit code groups in both transmit and receive directions and performs auto-negotiation with a link partner as described in the Cisco SGMII and IEEE 802.3z specifications. SGMII IP is a connection bus for MACs and PHYs and is often used in bridging applications and/or PHY implementations. It is particularly widely used as an interface for a discrete Ethernet PHY chip.

Top-level block diagram of the SGMII IP CORE is shown in Figure 2.1.




Figure 2.1. SGMII/Gb Ethernet PCS IP Top-Level Block Diagram



2.2. Signal Description

Table 2.1. SGMII IP Core Signal Description

Port Name	1/0	Width	Description
Clock and Reset			
tx_clk_mii_i	In	1	Transmit MII Clock – 125 MHz, 25 MHz, or 2.5 MHz clock for incoming (G)MII transmit data. Data is sampled on the rising edge of this clock. For <i>TSMAC Easy Connect</i> option, this clock is always 125 MHz.
tx_clock_enable_source_o ¹	Out	1	Transmit Clock Enable Source – This signal is only present when the IP core is generated using the <i>TSMAC Easy Connect</i> (G)MII option. This signal is used in combination with the transmit 125 MHz clock to regulate the flow of transmit (G)MII data. The signal is generated by the transmit rate adaptation block. This clock enable should be tied to the transmit section of the MAC that sends transmit Ethernet frames to the SGMII and Gb Ethernet PCS IP core. This clock enable should also be tied to the clock enable <i>sink</i> of the SGMII and Gb Ethernet PCS IP core. This clock enable's behavior is controlled by the setting of the operational rate pins - operational_rate_i, of the IP core. For 1 Gbps operation, the clock enable is constantly high. For 100 Mbps operation, the clock enable is high for one-out-of-ten 125 MHz clock cycles. For 10 Mbps operation, the clock enable is high for one-out-of-one-hundred 125 MHz clock cycles. ¹
tx_clock_enable_sink_i ¹	In	1	Transmit Clock Enable Sink – This signal is only present when the IP core is generated using the <i>TSMAC Easy Connect</i> (G)MII option. This signal is used in combination with the transmit 125 MHz clock to regulate the flow of transmit (G)MII data. When the clock enable is high and the transmit clock edge rises, (G)MII data is sampled. ¹
rx_clk_mii_i	In	1	Receive MII Clock – 125 MHz, 25 MHz, or 2.5 MHz clock for outgoing (G)MII receive data. Data is launched on the rising edge of this clock. For <i>TSMAC Easy Connect</i> option, this clock is always 125 MHz.
rx_clock_enable_source_o ²	Out	1	Receive Clock Enable Source – This signal is similar to the tx_clock_enable_source_o described above, except that it is used for the receive data path. Note that this signal is only present when the IP core is generated using the <i>TSMAC Easy Connect</i> (G)MII option.
rx_clock_enable_sink_i ²	In	1	Receive Clock Enable Sink – This signal is only present when the IP core is generated using the <i>TSMAC Easy Connect</i> (G)MII option. This signal is used in combination with the receive 125 MHz clock to regulate the flow of receive (G)MII data. When the clock enable is high and the receive clock edge rises, (G)MII data is launched.
rst_n_i	In	1	Reset – Active low global reset.
cdr_refclk_i	In	1	CDR Reference Clock – 125 MHz user-provided CDR reference clock input. Note that this signal is only available for non-LAV-AT devices and if <i>Enable Port: CDR Reference clock</i> is enabled. This input clock should be coming from the device's Generic PLL.
clk_125m_pll_i	In	1	125 MHz PLL Clock – 125 MHz clock input. Note that this signal is only available if <i>Use External PLL</i> is enabled in GUI.
clk_625m_pll_i	In	1	625 MHz PLL Clock – 625 MHz clock input. Note that this signal is only available if <i>Use External PLL</i> is enabled in GUI.
clk_625m_90_pll_i	In	1	90-degree Phase Shift 625 MHz PLL Clock – 625 MHz clock input with 90-degree phase shift. Note that this signal is only available if <i>Use External PLL</i> is enabled in GUI.
pll_refclk_i	In	1	PLL Reference Clock – 125 MHz clock input. Data is sampled on the rising edge of this clock. Note that this signal is only available if <i>Use External PLL</i> is disabled in GUI.
clk_125m_pll_o	Out	1	125 MHz PLL primary output clock — Note that this signal is only available if Enable Port: CDR Reference clock is enabled in GUI or if Use External PLL is disabled in GUI.
usr_clk_o	Out	1	User Clock – 125 MHz clock from ECLKDIV output. Note that this signal is only present when the IP core is generated using the <i>TSMAC Easy Connect (G)MII</i> option.



Port Name	1/0	Width	Description
clk_gddr_o	Out	1	DDR Clock – assumes an LVDS buffer.
lmmi_clk_i	In	1	LMMI clock
mdc_i	In	1	Management Data Clock – Clock source for the serial management interface. The IEEE 802.3 specification (clause 22) dictates that the maximum frequency for this clock is 2.5 MHz. Note that this signal is only present when the IP core Register Access is in <i>MDIO</i> option.
GMII		•	
tx_d_i	In	8	Transmit Data – Incoming (G)MII data. Note that this port's behavior varies depending on the (G)MII option used when generating the IP core. For <i>Classic</i> mode, when the (G)MII data rate is 1 Gbps, all 8 bits of tx_d_i are valid. However, for 100 Mbps and 10 Mbps, only bits 3:0 of tx_d_i are valid. For the <i>TSMAC Easy Connect</i> mode all 8 bits of tx_d_i are valid for all (G)MII data rates (1 Gbps, 100 Mbps, 10 Mbps).
tx_en_i	In	1	Transmit Enable – Active high signal; asserts when incoming data is valid.
tx_er_i	In	1	Transmit Error – Active high signal used to denote transmission errors and carrier extension on incoming (G)MII data port.
rx_d_o	Out	8	Receive Data – Outgoing (G)MII data. Note that this port's behavior varies depending on the (G)MII option used when generating the IP core. For <i>Classic</i> mode, when the (G)MII data rate is 1Gbps, all 8 bits of rx_d_o are valid. However, for 100 Mbps and 10 Mbps, only bits 3:0 of rx_d_o is valid. For the <i>TSMAC Easy Connect</i> mode all 8 bits of rx_d_o is valid for all (G)MII data rates (1Gbps, 100 Mbps, 10 Mbps).
rx_dv_o	Out	1	Receive Data Valid – Active high signal, asserts when outgoing data is valid.
rx_er_o	Out	1	Receive Error – Active high signal used to denote transmission errors and carrier extension on outgoing (G)MII data port.
col_o	Out	1	Collision Detect – Active high signal, asserts when tx_en_i and rx_dv_o is active at the same time.
crs o	Out	1	Carrier Sense Detect – Active high signal, asserts when rx_dv_o is high.
Management			
mr_adv_ability_i ³	In	16	Advertised Ability – Configuration status transmitted by PCS during autonegotiation process. This signal must not change during autonegotiation.
mr_an_enable_i ³	In	1	Auto-Negotiation Enable – Active high signal that enables auto-negotiation state machine to function. This signal must not change during auto-negotiation.
mr_main_reset_i ³	In	1	Main Reset – Active high signal that forces all PCS state machines to reset.
mr_restart_an_i ³	In	1	Auto-Negotiation Restart – Active high signal that forces auto-negotiation process to restart.
mr_an_complete_o	Out	1	Auto-Negotiation Complete – Active high signal that indicates that the auto-negotiation process is completed.
mr_lp_adv_ability_o	Out	16	Link Partner Advertised Ability – Configuration status received from partner PCS entity during the auto-negotiation process. The bit definitions are the same as described above for the mr_adv_ability_i port.
mr_page_rx_o	Out	1	Auto-Negotiation Page Received – Active high signal that asserts while the auto-negotiation state machine is in the <i>Complete_Acknowledge</i> state.
force_isolate_i ³	In	1	Force PCS Isolate — Active high signal that isolates the PCS. When asserted, the RX direction forces the (G)MII port to all zeros, regardless of the condition of the incoming 1.25 Gbps serial data stream. In the TX direction, the condition of the incoming (G)MII port is ignored. The TX PCS behaves as though the (G)MII TX input port was forced to all zeros. Note, however, that the isolate function does not produce any electrical isolation — such as tristating of the (G)MII RX outputs of the IP core. When the signal is de-asserted (low), the PCS isolation functions are deactivated. The use of this signal is optional. If the user chooses not to use the isolate function, then this signal should be tied low.
force_loopback_i ³	In	1	Force PCS Loopback – Active high signal that activates the PCS loopback function. When asserted, the 10-bit code-group output of the transmit state machine is looped back to the 10-bit code-group input of the receive state machine. When de-asserted, the loopback function is deactivated.



Port Name	I/O	Width	Description
			The use of this signal is optional. If the user chooses not to use the loopback
			function, then this signal should be tied low.
force_unidir_i ³	In	1	Force PCS Unidirectional Mode — Active high signal that activates the PCS unidirectional mode. When asserted, the transmit state machine path between the TX (G)MII input and the TX 10-bit code-group output will remain operational, regardless of what happens on the RX data path. (Normally RX loss of sync, invalid code-group reception, auto-negotiation restarts can force the transmit state machine to temporarily ignore inputs from the TX (G)MII port).
			When de-asserted, the unidirectional mode is deactivated. The use of this signal is optional. If the user chooses not to use the unidirectional function, then this signal should be tied low.
an_link_ok_o	Out	1	Auto-Negotiation Link Status OK – Active high signal that indicates that the link is ok. The signal is driven by the auto-negotiation state machine. When auto-negotiation is enabled, the signal asserts when the state machine is in the LINK_OK state. If auto-negotiation is disabled, the signal asserts when the state machine is in the AN_DISABLE_LINK_OK state (see IEEE 802.3 figure 37-6). This signal is intended to be used to produce the <i>Link Status</i> signal as required by IEEE 802.3, Status Register 1, Bit D2 (see IEEE 802.3 paragraph 22.2.4.2.13).
Serial Interface	_		
ser tx o	Out	1	Serial Transmit Data – DDR data. Assumes an LVDS buffer.
ser_rx_i	In	1	Serial Receive Data – DDR data. Assumes an LVDS buffer.
MDIO			
mdio_io	In/ Out	1	Management Data Input/Output – Bi-directional signal used to read/write management registers. Note that this signal is only present when the IP core Register Access is in <i>MDIO</i> option.
port_id_i	In	5	Port Identification Address – Used to define the binary address of this management node. The value used here corresponds to the PHY-ADD portion of the management frame format (specified in IEEE 802.3, clause 22). Note that this signal is only present when the IP core Register Access is in <i>MDIO</i> option.
LMMI			1 55.13.11
lmmi resetn i	In	1	LMMI active low reset
Immi request i	In	1	Start transaction.
lmmi_wr_rdn_i	In	1	Write = 1'b1, Read = 1'b0
lmmi_offset_i	In	6	Register offset, starting at offset 0
lmmi wdata i	In	16	Output data bus
lmmi_rdata_o	Out	16	Input data bus
lmmi_rdata_valid_o	Out	1	Read transaction is complete and Immi_rdata_o contains valid data.
lmmi_ready_o	Out	1	IP is ready to receive a new transaction. This is always asserted (tied to 1'b1).
Miscellaneous			· · · · · · · · · · · · · · · · · · ·
sgmii_mode_i	In	1	SGMII Mode – Controls the behavior of the auto-negotiation process when the core is operating in SGMII mode.
gbe_mode_i	In	1	0 = operates as MAC-side entity, 1 = operates as PHY-side entity. Gigabit Ethernet Mode – Controls the core's PCS function. 0 = operates as SGMII PCS, 1 = operates as Gigabit Ethernet PCS (1000BaseX)
operational_rate_i	In	2	Operational Rate – When the core operates in SGMII PCS mode, this port controls the regulation rate of the rate adaptation circuit blocks as follows: 10 = 1G bps Rate 01 = 100 Mbps Rate 00 = 10 Mbps Rate Note in Gigabit Ethernet PCS mode, the rate adaptation blocks always operate at the 1Gbps rate, regardless of the settings on the operational_rate_i control pins.
debug_link_timer_short_i	In	1	Debug Link Timer Mode – Active high signal that forces the auto-negotiation link timer to run much faster than normal. This mode is provided for debug purposes (e.g., allowing simulations to run through the auto-negotiation

© 2019-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Port Name	1/0	Width	Description
			process much faster than normal). This signal must not change during autonegotiation.
pll_lock_i	In	1	PLL Lock – External PLL lock signal. Note that this signal is only available if <i>Use External PLL</i> is enabled in GUI.

Notes:

- 1. Connect tx_clock_enable_sink_i to tx_clock_enable_source_o. Relationships between TX-side signals are shown in Figure 2.3.
- 2. Connect rx_clock_enable_sink_i to rx_clock_enable_source_o. Relationships between RX-side signals are shown in Figure 2.4.

2.3. Attribute Summary

The configurable attributes of the SGMII IP Core are shown in Table 2.2 and are described in Table 2.3. The attributes can be configured through the IP Catalog's Module/IP wizard of the Lattice Radiant software.

Table 2.2. Attributes Table

Attribute	Selectable Values	Default	Dependency on Other Attributes			
General						
(G)MII Interface	Classic, TSMAC	Classic	_			
CTC Mode	Static, Dynamic, None	Dynamic	_			
Static Low FIFO Threshold	3–1010	16	Editable when CTC Mode == Static			
Static High FIFO Threshold	13–1020	32	Editable when CTC Mode == Static			
Optional Ports						
Use External PLL (remove internal PLL instance)	Checked, Unchecked	Unchecked	_			
Enable Port: CDR Reference clock (input)	Checked, Unchecked	Unchecked	This option only available for non-LAV-AT devices			
SGMII Core Register Access	LMMI, MDIO	MDIO	_			

Table 2.3. Attributes Descriptions

Attribute	Description
General	
(G)MII Interface	This attribute affects the behavior and implementation of the (G)MII port. In <i>Classic</i> mode, the (G)MII data port is 8 bits wide. All 8 bits are used for 1Gbps operation. Only the lower 4 bits are used for 100Mbps and 10 Mbps operation. A separate MII clock is used to synchronize the (G)MII data. The MII clock frequency varies with the (G)MII data rate: 125 MHz for 1 Gbps, 25 MHz for 100 Mbps, 2.5 MHz for 10 Mbps. For the <i>TSMAC Easy Connect</i> mode, the (G)MII data port is 8 bits wide; and all 8 bits are used, regardless of the (G)MII data rate. A single 125 MHz clock is used to synchronize (G)MII data; and a clock enable is used to regulate the (G)MII data rate.
CTC Mode	This attribute controls the behavior of the CTC block. In dynamic mode, the CTC FIFO thresholds are automatically changed, based upon the current operational rate of the rate adaptation blocks. Optimal thresholds are internally chosen for the three data rates (1Gbps, 100 Mbps, 10 Mbps). In static mode, the user manually chooses the CTC FIFO thresholds, and these thresholds remain fixed. This mode is used when IP is expected to operate at only data rate (either 1 Gbps, or 100 Mbps, or 10 Mbps). In <i>None</i> mode, the CTC function is replaced by a shallow FIFO that facilitates clock domain crossing between the recovered SERDES clock and the local IP core receive-side 125 MHz clock.
Static Low FIFO Threshold	When Static CTC mode is chosen, this attribute specifies FIFO low (almost empty) threshold.
Static High FIFO Threshold	When Static CTC mode is chosen, this attribute specifies FIFO high (almost full) threshold. This attribute must be higher than the Static Low FIFO Threshold.
Optional Ports	
Use External PLL (remove internal PLL instance)	By default, there is a PLL instance inside the IP that provides clock to the CDR and GDDR block. This option allows the user to remove the internal PLL instance in the IP.

© 2019-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Attribute	Description
	This option is useful if the user intends to use some ports of the PLL which will not be possible if it is inside the IP. User applications with multiple SGMII instance may prefer to have a common PLL instead of per IP instance. For some device like LFMXO5, the reference clock of CDR blocks is tied to a common PLL so this option is needed when implementing with multiple SGMII instance.
Enable Port: CDR Reference clock (input)	This is related to the option above. When enabled, the internal CDR reference clock input is provided as IP port. For LFMXO5, this should always be enabled regardless of the <i>Use External PLL</i> setting. CDR and DDR cannot share PLL clocks so user is expected to instantiate a separate PLL in the design. Note that CDR reference clock can only come from CLKOP of the PLL.
SGMII Core Register Access	This attribute controls register access in the SGMII core. In MDIO mode, SGMII core registers (Control, Status, Advertised Ability, Link Partner, Auto Negotiation Expansion, Extended Status, Configuration Source Control) are accessible to MDIO, but PCS registers, Interrupt registers and CDR registers are only accessible through LMMI. In LMMI mode, all registers are accessible through LMMI.

2.4. Register Description

This section provides detailed descriptions of SGMII data registers. Note that registers that are not available to users are highlighted in gray.

The register address map, shown in Table 2.4, specifies the available IP Core registers.

Table 2.4. Register Address Map

Offset	Register Name	Description
0x000	Control Register	These are five of the management registers specified in IEEE 802.3,
0x001	Status Register	Clause 37 – Control, Status, Auto Negotiation Advertisement, Link
0x004	Advertised Ability	Partner Ability, Auto Negotiation Expansion, and Extended Status. The
0x005	Link Partner Ability	register set is accessible through LMMI or MDIO interface.
0x006	Auto Negotiation Expansion Register	
0x00F	Extended Status Register	
0x00E	Configuration Source Control Register	Switches between SGMII Core management ports and internal configuration registers. This register is accessible through LMMI or MDIO interface.
0x010 - 0x01C	CDR Control/Status Registers	Registers for configuring the CDR block. This register is only available for devices: LIFCL-40, LIFCL-17, LFD2NX-40, LFD2NX-17, LFCPNX-100, LFMXO5-25. This can register can only be accessible through LMMI interface.
0x020	PCS Control Register 0	PCS Debugging Control Register 0. This register can only be accessible through LMMI interface.
0x021	PCS Control Register 1	PCS Debugging Control Register 1. This register can only be accessible through LMMI interface.
0x029	PCS Status Register 9	Rx, Tx and CTC FIFO Status. This register can only be accessible through LMMI interface.
0x02A	PCS Control Register 10.	PCS Debugging Control Register 10. This register can only be accessible through LMMI interface.
0x02B	PCS Control Register 11.	PCS Debugging Control Register 11. This register can only be accessible through LMMI interface.

The behavior of registers to write and read access is defined by its access type, which is defined in Table 2.5.

Table 2.5. Access Type Definition

Access Type	Behavior on Read Access	Behavior on Write Access
RO	Returns register value	Ignores write access
RW	Returns register value	Updates register value
RSVD	Returns 0	Ignores write access



2.4.1. Control Register

Table 2.6. Control Register

Bit Field	Name	Access	Width	Description	Default
15	Reset	RW	1	1 – Reset (self-clearing)	1'b0
				0 – Normal operation	
				This register is equivalent to mr_main_reset_i.	
14	Loopback	RW	1	1 – Loopback	1'b0
				0 – Normal operation	
				This register is equivalent to force_loopback_i.	
13	Speed Selection[0]	RW	1	Combined with bit[6] to form 2-bit vector	1'b0
				Speed Selection [1:0] = 11 = reserved	
				Speed Selection [1:0] = 10 = 1Gbps	
				Speed Selection [1:0] = 01 = 100Mbps	
				Speed Selection [1:0] = 00 = 10Mbps	
				In GbE Mode, Speed Selection [1:0] is stuck at 10 = 1Gbps.	
				In SGMII Mode, the Speed Selection [1:0] bits can be written	
				to any value. However, the specified speed only affects the	
				(G)MII data rate when auto-negotiation is disabled.	
				Otherwise, these control bits have no effect. The control of	
				(G)MII data rate when auto-negotiation is enabled is	
				managed by bits [11:10] of the advertised ability vector.	
12	Auto Neg Enable	RW	1	1 – Enable	1'b1
				0 – Disable	
11	Power Down	RW	1	1 – Enable	1'b0
				0 – Disable	
				This feature is not supported.	
10	Isolate	RW	1	1 – Isolate	1'b0
				0 – Normal operation	
				This register is equivalent to force_isolate_i.	
9	Restart Auto Neg	RW	1	1 – Restart auto-negotiation	1'b0
				0 – Normal operation	
				This register is equivalent to mr_an_restart_i.	
8	Duplex Mode	RW	1	1 – Full Duplex	1'b1
				0 – Half Duplex	
				Note that the setting of this bit has no effect on the operation	
				of the PCS channel. The PCS channel is always a 4-wire	
				interface with separate TX and RX data paths.	
7	Collision Test	RW	1	1 – Enable test	1'b0
				0 – Normal operation	
				This register is dependent to bit[14] or force_loopback_i.	
				Setting this bit will only take effect when bit[14] or	
	0 101 11 11	5)4/		force_loopback_i is asserted.	441.4
6	Speed Selection[1]	RW	1	Combined with bit [13] to form the 2-bit vector Speed	1'b1
	11.11.11	5)47		Selection [1:0]	4/1.0
5	Unidirectional	RW	1	1 – Loopback	1'b0
				0 – Normal operation	
		5	_	This register is equivalent to force_unidir_i.	=#
4:0	-	RSVD	5	_	5'h00



2.4.2. Status Register

Table 2.7. Status Register

Bit Field	Name	Access	Width	Description	Default
15	100BASE-T4	RO	1	0 – Not supported	1'b0
14	100BASE-X Full Duplex	RO	1	0 – Not supported	1'b0
13	100BASE-X Half Duplex	RO	1	0 – Not supported	1'b0
12	10 Mbps Full Duplex	RO	1	0 – Not supported	1'b0
11	10 Mbps Half Duplex	RO	1	0 – Not supported	1'b0
10	100BASE-T2 Full Duplex	RO	1	0 – Not supported	1'b0
9	100BASE-T2 Half Duplex	RO	1	0 – Not supported	1'b0
8	Extended Status	RO	1	1 – Supported	1'b1
7	Unidirectional Canability	RO	1	1 – Supported	1'b0
′	Unidirectional Capability			0 – Not supported	
6	MF Preamble Suppress	RO	1	0 – Not supported	1'b0
5	Auto Nog Complete	RO	1	1 – Complete	1'b0
5	Auto Neg Complete			0 – Not complete	
4	Remote Fault	RO	1	0 – Not supported	1'b0
3	Auto Neg Ability	RO	1	1 – Supported	1'b1
2	Link Status	RO	1	1 – Link Up	1'b0
2	LITIK Status			0 – Link Down (Latch-on-zero, Clear-on-read)	
1	Jabber Detect	RO	1	0 – Not supported	1'b0
0	Extended Capability	RO	1	0 – Not supported	1'b0

2.4.3. Advertised Ability Register

Table 2.8. For PCS=GbE

Bit Field	Name	Access	Width	Description	Default
15	Next Page	RW	1	The Base Page and subsequent Next Pages may set the NP bit to a logic one to request Next Page transmission. Subsequent Next Pages may set the NP bit to a logic zero in order to communicate that there is no more Next Page information to be sent (see Clause 37.2.4.3 of IEEE 802.3). A device may implement Next Page ability and choose not to engage in a Next Page exchange by setting the NP bit to a logic zero. This feature is not supported. This bit should always be 0.	1'b0
14	Acknowledge	RW	1	The Ack bit is used by the Auto-Negotiation function to indicate that a device has successfully received its link partner's base or Next Page.	1'b1
13:12	Remote Fault	RW	2	The Remote Fault function may indicate to the link partner that a fault or error condition has occurred. 0 – No error, link OK (default) 1 – Offline 2 – Link Failure 3 – Auto-Negotiation Error	2'b00
11:9	_	RSVD	3	_	3'b000
8:7	Pause	RW	2	Pause provides a pause capability exchange mechanism. 0 — No PAUSE 1 - Asymmetric PAUSE toward link partner 2 - Symmetric PAUSE 3 - Both Symmetric PAUSE and Asymmetric PAUSE toward local device	2'b00
6	Half Duplex	RW	1	Half Duplex Capability	1'b0
5	Full Duplex	RW	1	Full Duplex Capability	1'b0
4:0	_	RSVD	5	_	5'b00000



Table 2.9. For PCS=SGMII-PHY-Side

Bit Field	Name	Access	Width	Description	Default
15	Link Status	RW	1	1 – Link Up 0 – Link Down	1'b0
14	Acknowledge	RW	1	The Ack bit is used by the Auto-Negotiation function to indicate that a device has successfully received its link partner's base or Next Page.	1'b1
13	_	RSVD	1	_	1'b0
12	Duplex Mode	RW	1	1 – Full Duplex 0 – Half Duplex	1'b0
11:10	Speed	RW	2	11 – Reserved 10 – 1Gbps 01 – 100Mbps 00 – 10Mbps	2'b00
9:0	_	RO	10	Value=10'h001	10'h001

Table 2.10. For PCS=SGMII-MAC-Side

Bit Field	Name	Access	Width	Description	Default
15:0	_	RO	16	Value=16'h4001	16'h40 01

2.4.4. Link Partner Ability

Table 2.11. For PCS=GbE

Bit Field	Name	Access	Width	Description	Default
		RO	1	The Base Page and subsequent Next Pages may set the NP bit to a logic one to request Next Page	1'b0
15	Next Page			transmission. Subsequent Next Pages may set the NP bit to a logic zero in order to communicate that there is no more Next Page information to be sent (see Clause 37.2.4.3 of IEEE 802.3). A device may implement Next Page ability and choose not to engage in a Next Page exchange by setting the NP bit to a logic zero.	
14	Acknowledge	RO	1	The Ack bit is used by the Auto-Negotiation function to indicate that a device has successfully received its link partner's base or Next Page.	1'b0
13:12	Remote Fault	RO	2	The Remote Fault function may indicate to the link partner that a fault or error condition has occurred. 0 – No error, link OK (default) 1 – Offline 2 – Link Failure 3 – Auto-Negotiation Error	2'b00
11:9	_	RSVD	3	_	3'b000
8:7	Pause	RO	2	Pause provides a pause capability exchange mechanism. 0 – No PAUSE 1 - Asymmetric PAUSE toward link partner 2 - Symmetric PAUSE 3 - Both Symmetric PAUSE and Asymmetric PAUSE toward local device	2'b00
6	Half Duplex	RO	1	Half Duplex Capability.	1'b0
5	Full Duplex	RO	1	Full Duplex Capability	1'b0
4:0	_	RSVD	5	_	5'b00000

© 2019-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 2.12. For PCS=SGMII-PHY-Side

Bit Field	Name	Access	Width	Description	Default
15	Link Status	RO	1	1 – Link Up	1'b0
15	LITIK Status			0 – Link Down	
14	Acknowledge	RO	1	The Ack bit is used by the Auto-Negotiation function to indicate that a device has successfully received its link partner's base or Next Page.	1'b0
13	_	RSVD	1	_	1'b0
12	Davida Manda	RO	1	1 – Full Duplex	1'b0
12	Duplex Mode			0 – Half Duplex	
		RO	2	11 – Reserved	2'b00
11:10	Speed			10 – 1Gbps	
11.10	Speed			01 – 100Mbps	
				00 – 10Mbps	
9:0	_	RO	10	Value=10'h001	10'h001

2.4.5. Auto Negotiation Expansion Register

Table 2.13. Auto Negotiation Expansion Register

Bit Field	Name	Access	Width	Description	Default
15:3	_	RSVD	13	1	13'h0000
2	Next Page Able	RO	1	0 – Not supported	1'b0
1	Dago Possivod	RO	1	1 – Received	1'b0
1 Page Received	Page Received			0 – Not received latch on 1, clear on read	
0	_	RSVD	1	-	1'b0

2.4.6. Extended Status Register

Table 2.14. Extended Status Register

Bit Field	Name	Access	Width	Description	Default
15	1000BASE-X Full Duplex	RO	1	1 – Supported	1'b1
14	1000BASE-X Half Duplex	RO	1	0 – Not supported	1'b0
13	1000BASE-T Full Duplex	RO	1	0 – Not supported	1'b0
12	1000BASE-T Half Duplex	RO	1	0 – Not supported	1'b0
11:0		RSVD	12	_	12'h000

2.4.7. Configuration Source Control Register

Table 2.15. Configuration Source Control Register

Bit Field	Name	Access	Width	Description	Default
15:1		RSVD	15	-	15'h0000
0	config_source	RW	1	Select the Configuration Source.	1'b0
				0 – From Management Ports	
				1 – From Programmable Registers	



2.4.8. PCS Control Register 0

Table 2.16. PCS Control Register 0

Bit Field	Name	Access	Width	Description	Default
15	enable_cgalign	RW	1	1 – Enable/restart code group alignment 0 – Disable code group alignment	1'b1
				, , ,	
				This bit is only valid when lsm_disable = 1.	
				Note : The IP Core will ignore any value of this bit because Ism_eca of PCS Control Register 10 is always enabled.	
14:13	_	RSVD	2	_	2'b00
		RW	1	Auto-negotiation enable.	1'b0
12	ge_an_enable			1 – Enables the feature	
				0 – Disables the feature	
11:0	_	RSVD	12	_	12'h000

2.4.9. PCS Control Register 1

Table 2.17. PCS Control Register 1

Bit Field	Name	Access	Width	Description	Default
15	_	RSVD	1	_	1'b0
14	sb_bypass	RW	1	This bit should always be active (1). Deactivation breaks the link. For debugging purpose only.	1'b1
13	_	RSVD	1	_	1'b0
11	enc_bypass	RW	1	This bit should always be inactive (0). Activation will exclude the encoder from Tx path. For debugging purpose only.	1'b0
10	_	RSVD	1	_	1'b0
9	tx_gear_bypass	RW	1	1 – Bypass PCS TX gear box 0 – Enable PCS TX gear box This bit should always be active (1). Deactivation breaks the link.	1'b1
8	fb_loopback	RW	1	Activates Rx-Tx loopback. Loopback activation must be done at least 500 ns before tx_en activation and removed later than at least 500 ns after tx_en drop (or core tx-rx latency delay). This makes the transition from loopback to normal mode seamless. When this bit is enabled, client must ignore data coming out from RX MAC.	1'b0
7	lsm_disable	RW	1	1 – Disable RX link synchronizer. When RX link synchronizer is disabled, user must manually control the word alignment through enable_cgalign bit of PCS Control Register 0. 0 – Enable RX link synchronizer When this bit is set, ls_sync_status of PCS Control Register 9 will always be 1'b1. This bit is only valid when lsm_eca of PCS Control Register 10 is disabled. Note: The IP Core will ignore any value of this bit because lsm_eca of PCS Control Register 10 is always enabled.	1'b0



6	signal_detect	RW	1	1 – Force to enable/restart RX link synchronization 0 – Start of link synchronization will be dependent on the Link Status (bit[2] of Status Register).	1'b0
5	rx_gear_bypass	RW	1	This bit should always be active (1). Deactivation breaks the link. RX	1'b1
4	ctc_bypass	RW	1	This bit should always be active (1), otherwise adds additional CTC into Rx path, which is necessary when SGMII is in the Gigabit Ethernet Mode.	1'b1
3	dec_bypass	RW	1	This bit should always be inactive (0), otherwise breaks the link. For debugging.	1'b0
2	wa_bypass	RW	1	This bit should always be inactive (0), otherwise breaks the link. For debugging.	1'b0
1:0	_	RSVD	2	-	2'b00

2.4.10. PCS Control Register 9

Table 2.18. PCS Control Register 9

Bit Field	Name	Access	Width	Description	Default
15:11	_	RSVD	6	_	7'h00
10:7	align_status	RO	4	Word alignment status – number of bits that the input has been shifted	4'h0
6	ls_sync_status	RO	1	Link synchronization status. 1 – Link synchronization achieved 0 – Link synchronization not yet achieved	1'b0
5	rstb_rxf	RO	1	Receiver reset pulse.	1'b0
4	rstb_txf	RO	1	Transmitter reset pulse	1'b0
3:0	_	RSVD	4	_	4'h0

2.4.11. PCS Control Register 10

Table 2.19. PCS Control Register 10

Bit Field	Name	Access	Width	Description	Default
15	lsm_eca	RW	1	Enables code group alignment regardless of <i>lsm_disable</i> and <i>fc_mode</i> .	1'b1
				This bit should always be 1 for this IP Core.	
14:13	_	RSVD	2	_	2'b00
12	wa_mode	RW	1	1 – bitslip word alignment mode 0 – barrel shift word alignment mode This bit should always be 0 for this IP Core.	1'b0
11:10	_	RSVD	2	_	2'b00
9	fc_mode	RW	1	1 – Fiber channel link synchronization 0 – 1000Base-X link synchronization This bit should always be 0 for this IP Core.	1'b0
8:0	_	RSVD	9	_	9'h000



2.4.12. PCS Control Register 11

Table 2.20. PCS Control Register 11

Bit Field	Name	Access	Width	Description	Default
15:8	_	RSVD	8	_	8'h00
7	rst_pcs	RW	1	Reset PCS module (Rx+Tx)	1'b0
6	rst_pcs_rx	RW	1	Reset PCS Rx sub-module	1'b0
5	rst_pcs_tx	RW	1	Reset PCS Tx sub-module	1'b0
4:0	_	RSVD	5	-	5'h00

2.5. Module Description

Figure 2-4 shows the detailed block diagram of the SGMII/Gb Ethernet PCS IP Core.




Figure 2.2. Detailed Block Diagram

2.5.1. SERDES and PCS

This block is composed of Generic DDR blocks that receives and transmits the serial data to and from the PHY. It also instantiates a Generic PLL that generates clock sources for SERDES, PCS and SGMII core blocks.

See section 36.2 of IEEE 802.3-2018 specifications for PCS modules description.

2.5.2. Transmit SGMII Core

Transmit Rate Adaptation

This module adjusts the byte-per-byte data rate such that the output rate is always 1Gbps. When incoming GMII data operates at 1Gbps, there is no data rate alteration. The incoming data is 8-bits wide running at 125 MHz and the outgoing data is also 8-bits wide running at 125 MHz. When incoming GMII data operates at 100 Mbps, each incoming data byte is replicated ten times on the outgoing port. The incoming data is 4-bits wide running at 25 MHz and the outgoing data is 8-bits wide running at 125 MHz. The incoming 10Mbps is similar except that data bytes are replicated 100 times and the incoming clock rate is 2.5 MHz.

Figure 2-4 shows the timing diagram of the signals in Transmit Rate Adaptation block. When IP Core is generated using TSMAC Easy Connect option, user will use the tx_clock_enable_source_o to control the flow of incoming GMII data.






Figure 2.3. SGMII TX-Side Signals Relationship

Transmit State Machine

The transmit state machine implements transmit function described in clause 36 of the IEEE802.3 specification. The state machine's main purpose is to convert GMII data frames into code groups. The state machine does not fully implement conversion to 10-bit code groups as specified in IEEE802.3 specification. Instead, partial conversion to 8-bit code groups is performed. A separate encoder in the PCS layer completes the full conversion to 10-bit code groups.

2.5.3. Receive SGMII Core

Soft Receive Clock Tolerance Compensation (CTC) Circuit

This block allows the receive path to compensate for slight frequency offsets between two clocks with a nominal frequency of 125 MHz. One timing source is the recovered clock from the SERDES Rx physical link. The other timing source is the locally generated Rx clock. If the two clock frequencies are within acceptable limits, the compensation circuit can maintain data path integrity.

Users can choose desired CTC mode when the IP core is generated through the CTC Mode attribute.

Receive State Machine

Receive State Machine implements receive functions described in clause 36 of the IEEE802.3 specification. The state machine's main purpose is to convert code groups into GMII data frames. The state machine in this IP does not fully implement conversion from 10-bit code groups as specified in the IEEE802.3 specification. Instead, partial conversion from 8- bit code groups is performed. A separate decoder in the PCS performs 10-bit to 8-bit code group conversions.

Receive Rate Adaptation

This block's function is like the Transmit Rate Adaptation block, except that it operates in reverse. The incoming data rate is always 1Gbps. The outgoing data rate is reduced by factors of 1x, 10x, or 100x for (G)MII rates of 1Gbps, 100 Mbps, and 10 Mbps respectively.






Figure 2.4. SGMII RX-Side Signals Relationship

2.5.4. Auto-Negotiation State Machine

Auto-Negotiation State Machine implements link configuration functions described in clause 37 of IEEE802.3 specification. However, Cisco SGMII specification defines several changes (summarized below). This IP will operate in adherence to either specification, based on the setting of the gbe_mode_i pin (1=GBE PCS Mode Active - overrides SGMII PCS Function; 0=GBE PCS Mode Inactive - SGMII PCS Function is now active). Please consult both specifications for detailed description of auto-negotiation operation. Main auto-negotiation functions are to test the physical link for proper operation and to circulate link configuration information between entities sitting on both sides of the link.

Here is a summary of the Cisco SGMII modifications for Auto-Negotiation:

- Decreases link timer interval from 10 msec to 1.6 msec
- Redefines "link ability" bit assignments
- Eliminates the need to pass link ability information from MAC to PHY.

adds a new condition that forces a restart on the PHY side whenever the PHY link abilities change



3. IP Generation, Simulation, and Validation

This section provides information on how to generate the SGMII IP Core using the Lattice Radiant Software and how to run synthesis and simulation. For more details on the Lattice Radiant Software, refer to the Lattice Radiant Software User Guide.

3.1. Generating the IP

The Lattice Radiant Software allows you to customize and generate modules and IPs and integrate them into the device's architecture. The procedure for generating the SGMII IP Core in Lattice Radiant Software is described below. To generate the SGMII IP Core:

- 1. Create a new Lattice Radiant Software project or open an existing project.
- In the IP Catalog tab, double-click on SGMII and Gb Ethernet PCS under IP, Connectivity category. The Module/IP
 Block Wizard opens as shown in Figure 3.1. Enter values in the Instance name and the Create in fields and click
 Next.




Figure 3.1. Module/IP Block Wizard

 In the module's dialog box of the Module/IP Block Wizard window, customize the selected SGMII IP Core. As a sample configuration, see Figure 3.2 For configuration options, see the Attribute Summary section.




Figure 3.2. Configure User Interface of SGMII IP Core

© 2019-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4. Click **Generate**. The **Check Generating Result** dialog box opens, showing design block messages and results as shown in Figure 3.3.




Figure 3.3. Check Generating Result

5. Click the **Finish** button. All the generated files are placed under the directory paths in the **Create in** and the **Instance name** fields shown in **Figure 3.1**.

The generated SGMII IP Core package includes the black box (<Instance Name>_bb.v) and instance templates (<Instance Name>_tmpl.v/vhd) that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file (<Instance Name>.v) that can be used as an instantiation template for the IP core is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in Table 3.1.

Table 3.1. Generated File List

Attribute	Description
<instance name="">.ipx</instance>	This file contains the information on the files associated to the generated IP.
<instance name="">.cfg</instance>	This file contains the parameter values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format.
rtl/ <instance name="">.v</instance>	This file provides an example RTL top file that instantiates the IP core.
rtl/ <instance name="">_bb.v</instance>	This file provides the synthesis black box.
misc/ <instance name="">_tmpl.v misc /<instance name="">_tmpl.vhd</instance></instance>	These files provide instance templates for the IP core.
eval/eval_top.v	Top DUT file for synthesis and simulation.
eval/constraint.pdc	Post-synthesis constraint file



3.2. Running Functional Simulation

Running functional simulation can be performed after the IP is generated.

To run Verilog simulation:

1. Add the eval/eval_top.v and testbench/tb_top.v in the Radiant Input Files list to let the Simulation Wizard know that this is the top DUT file and top testbench file respectively.




Figure 3.4. Updated Input Files list

2. Click the button located on the **Toolbar** to initiate the **Simulation Wizard** shown in Figure 3.5.




Figure 3.5. Simulation Wizard

3. Click **Next** to open the **Add and Reorder Source** window as shown in Figure 3.6.




Figure 3.6. Adding and Reordering Source



FPGA-IPUG-02077-1.6

4. Click Next. The Parse HDL files for simulation window are shown.




Figure 3.7. Parse HDL files for simulation

5. Click Next. The **Summary** window is shown. Click **Finish** to run the simulation.




Figure 3.8. Summary

Note: It is necessary to follow the procedure above until it is fully automated in the Lattice Radiant Software Suite.

3.3. Constraining the IP

The <ip_instance path>/eval/constraint.pdc file described in Table 3.1 is generated based on the IP configuration selected by the user. The content of this file should be included to the top-level design constraint file. Please refer to <ip_instance_path>/eval/readme.txt for more details on how to constrain the IP.

3.4. IP Evaluation

The IP Core supports Lattice's IP evaluation capability when used in the supported FPGA family and targeted device. This makes it possible to create versions of the IP core that operates in hardware for a limited period (approximately four hours) without requiring the purchase of an IP license. The IP evaluation capability may be enabled/disabled in the Strategy dialog box. It is disabled by default. To change this setting, go to **Strategies** > **Strategy1** (active strategy)> **Bitstream**.

3.5. Hardware Validation

This IP has not been validated yet using a Lattice Avant device.

© 2019-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

26



4. Ordering Part Number

The Ordering Part Number (OPN) for this IP Core are the following:

- GBE-SGMII-CNX-U SGMII and Gb Ethernet PCS for CrossLink-NX Single Design License
- GBE-SGMII-CNX-UT SGMII and Gb Ethernet PCS for CrossLink-NX Site License
- GBE-SGMII-CTNX-U SGMII and Gb Ethernet PCS for Certus-NX Single Design License
- GBE-SGMII-CTNX-UT SGMII and Gb Ethernet PCS for Certus-NX Site License
- GBE-SGMII-CPNX-U SGMII and Gb Ethernet PCS for CertusPro-NX Single Design License
- GBE-SGMII-CPNX-UT SGMII and Gb Ethernet PCS for CertusPro-NX Site License
- GBE-SGMII-AVE-UT SGMII and Gb Ethernet PCS for Avant-E Site License
- GBE-SGMII-AVE-U SGMII and Gb Ethernet PCS for Avant-E Single Design License
- GBE-SGMII-AVE-UT SGMII and Gb Ethernet PCS for Avant-E Site License



Appendix A. Resource Utilization

Table A.1 shows the resource utilization for the LIFCL-40-9BG400I using Lattice Radiant software.

For more information on Lattice Radiant software, visit the Lattice web site at www.latticesemi.com/Products/DesignSoftwareAndIP.

Table A.1. Resource Utilization

Configuration	Slice Registers	LUTs	EBRs
Default	2248	2812	3



References

For complete information on Lattice Radiant Project-Based Environment, Design Flow, Implementation Flow and Tasks, as well as on the Simulation Flow, see the Lattice Radiant software user guide or the Lattice Propel Builder user guide.



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.



Revision History

Revision 1.6, November 2022

Section	Change Summary
Introduction	Added Lattice Avant and LAV-AT-500E in Table 1.1.
Functional Descriptions	 Updated Table 2.1. SGMII IP Core Signal Description Table 2.3. Attributes Descriptions, Table 2.4. Register Address Map, Table 2.6. Control Register, Table 2.7. Status Register, Table 2.8. For PCS=GbE, Table 2.9. For PCS=SGMII-PHY-Side, Table 2.10. For PCS=SGMII-MAC-Side, Table 2.11. For PCS=GbE, Table 2.12. For PCS=SGMII-PHY-Side, Table 2.13. Auto Negotiation Expansion Register, Table 2.14. Extended Status Register, Table 2.15. Configuration Source Control Register, PCS Control Register 0 Table 2.16. PCS Control Register 0, Table 2.17. PCS Control Register 1, Table 2.18. PCS Control Register 9, Table 2.19. PCS Control Register 10, and Table 2.20. PCS Control Register 11. Deleted Figure 2.2. SGMII TX-Side Signals Relationship and Figure 2.3. SGMII RX-Side Signals Relationship. Added Module Description section.
IP Generation, Simulation, and Validation	Updated IP Generation, Simulation, and Validation section.
Ordering Part Number	Added part numbers for Avant-E.

Revision 1.5, July 2022

Section	Change Summary		
All	Minor adjustments in formatting across the document.		
Introduction	Added LATG1 to Supported FPGA Families and LATG1-500 to Targeted Devices in Table 1.1. SGMII IP Quick Facts.		
Functional Descriptions	 Updated Figure 2.1. SGMII/Gb Ethernet PCS IP Top-Level Block Diagram. Updated Table 2.1. SGMII IP Core Signal Description to remove tx_clk_125_i, rx_clk_125_i, serdes_recovered_clk_i, and soft_plol_o ports; Added MDIO ports, Serial Interface ports, and pll_lock_i port. Updated Table 2.2. Attributes Table to add SGMII Core Register Access attribute. Updated Table 2.3. Attributes Descriptions to add SGMII Core Register Access attribute. Updated Table 2.4. Register Address Map to add CDR Control/Status Registers 		
IP Generation and Evaluation	Updated figures.		

Revision 1.4, May 2022

Section	Change Summary	
Introduction	Added LFMXO5-25 to Targeted Devices in Table 1.1. SGMII IP Quick Facts.	
Functional Descriptions	 Added rows cdr_refclk_i, clk_125m_pll_i, clk_625m_pll_i and clk_625m_90_pll_i to Table 2.1. SGMII IP Core Signal Description. Added Use External PLL (remove internal PLL instance) and Enable Port: CDR Reference 	
	clock (input) to Table 2.3. Attributes Descriptions.	



Revision 1.3, June 2021

Section	Change Summary	
All	Revised document title to SGMII and Gb Ethernet PCS IP Core.	
Introduction	Updated Table 1.1. Quick Facts.	
	Added CertusPro-NX product family.	
	Added LFD2NX-17 and LFCPNX-100 devices.	
	Revised Lattice Implementation.	
	Updated reference to Lattice Radiant software user guide.	
IP Generation and Evaluation	Updated reference to Lattice Radiant software user guide.	
	• Replaced LIFCL devices with Lattice FPGA devices built on the Lattice Nexus platform or Lattice Nexus devices.	
Ordering Part Number	Added part numbers.	
References	Updated and added references.	

Revision 1.2, June 2020

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Section	Change Summary	
Introduction	Updated Table 1.1 to add Certus-NX and LFD2NX-40 as targeted device.	
	Updated Lattice Implementation to Lattice Radiant 2.1.	
Ordering Part Number	Updated devices and part numbers.	
Appendix A. Resource Utilization	Updated device to LIFCL-40-9BG400I and adjusted contents of Table A.1.	
All	Updated references to Lattice Radiant software 2.1 user guide.	

Revision 1.1, February 2020

Section	Change Summary
Introduction	Updated Table 1.1 to add LIFCL-17 as targeted device.

Revision 1.0, December 2019

Section	Change Summary
All	Initial release.



www.latticesemi.com