# Technical Reference Note

# LGA80D

Up to 80A Digital DC-DC Convertor

Total Power: 200W Input Voltage: 7.5-14Vdc # of Outputs: Dual or Single

# **Special features**

2 phase design

•DUAL or single output configuration possible.

•High Efficiency up to 95.5%

Small size 1" x 0.5" x 0.48" (LxWxH)

PMBus supporting

No minimum load requirement

•Wide operating temperature range

Exceptional power density

Automatic loop compensation

Excellent transient response

Analogue or Digital control

Tape and reel packaging

Reflow compatible

Possible to stack up to 8 phases for 320A

2 Years warranty

#### Safety

EN60950-1



# **Product Descriptions**

The LGA80D power supply features a 7.5 to 14Vdc input voltage range and a 200W output power.

The LGA80D is a new design of high performance DC-DC converter. LGA80D has 2 phase design. It offers a total 200W output with just dimensions of 1.0"x0.5"x 0.48". State-of the-art circuit topology provides a very high efficiency up to 95.5% which allows an operating temperature range of -40 °C to +85 °C.

Further features include remote On/Off, variable output voltage as well as overcurrent protection, over-voltage protection, and over-temperature protection.

# **Pin Function Description**

| PIN # | NAME    | TYPE* | FUNCTION  |
|-------|---------|-------|---|
| 1     | Vin     | PWR   | Input positive power pin.   |
| 2     | GND     | PWR   | Power ground pin.   |
| 3     | PG1     | 0     | Vo1 power-good output. Default is push-pull.  |
| 4     | PG2     | 0     | Vo2 power-good output. Default is push-pull.  |
| 5     | EN1     | I     | Enable Vo1. Active signal enables LGA80D.   |
| 6     | EN2     | Ι     | Enable Vo2. Active signal enables LGA80D.   |
|       |         |       | Clock synchronization input. Used to set the switching frequency. Refer to Switching        |
| 7     | SYNC    | M/I/O | Frequency Setting.  |
| 8     | SHARE   | I/O   | Single-wire DDC bus (current sharing, LGA80Ds communication).                               |
|       |         |       | Serial address select pin. Used to assign unique address for each individual device.        |
| 9     | ADDR    | М     | Connect resistor to SGND. Refer to Address Setting.   |
|       |         |       | Serial clock. Connect to external host and/or to other LGA80D.Requires a pull-up            |
| 10    | SCL     | I/O   | resistor to a 2.5V to 5.5V source, the source must be always on.                            |
|       |         |       | Serial data. Connect to external host and/or to other LGA80D.Requires a pull-up             |
| 11    | SDA     | I/O   | resistor to a 2.5V to 5.5V source, the source must be always on.                            |
|       |         |       | Serial alert. Connect to external host if desired. Requires a pull-up resistor to a 2.5V to |
| 12    | ALERT   | 0     | 5.5V source, the source must be always on.  |
|       |         |       | Signal ground. All the external setting resistor, such as RSYNC, RADDR, RASCR, RCFG,        |
| 13    | SGND    | PWR   | RVtrimX, shall connect to SGND.   |
| 14    | ASCRCFG | М     | Control loop configuration settings. Refer to control Loop(ASCR) Setting.                   |
|       |         |       | Setting current sense, current limit and operating mode. Refer to Configuration             |
| 15    | CFG     | М     | Setting.  |
|       |         |       |   |
| 16    | Vtrim1  | М     | Setting output voltage Vo1. Connect resistor to SGND. Refer to Output Voltage Setting.      |
|       |         |       | Differential output Vo1 voltage sense feedback. Connect to positive output regulation       |
| 17    | VS1+    | I     | point.  |
|       |         |       | Differential output Vo1 voltage sense feedback. Connect to negative output regulation       |
| 18    | VS1-    | I     | point.  |
|       |         |       | Setting output voltage Vo2. Connect resistor to SGND. Refer to Output Voltage               |
| 19    | Vtrim2  | М     | Setting.  |
|       |         |       | Differential output Vo2 voltage sense feedback. Connect to negative output regulation       |
| 20    | VS2-    | _     | point.  |
|       |         |       | Differential output Vo2 voltage sense feedback. Connect to positive output regulation       |
| 21    | VS2+    |       | point.  |
| 22    | Vo1     | PWR   | Output Vo1 positive power pin.  |
| 23    | Vo1     | PWR   | Output Vo1 positive power pin.  |
| 24    | GND     | PWR   | Power ground pin.   |
| 25    | Vo2     | PWR   | Output Vo2 positive power pin.  |
| 26    | Vo2     | PWR   | Output Vo2 positive power pin.  |
| 27    | GND     | PWR   | Power ground pin.   |
| 28    | Vin     | PWR   | Input positive power pin.   |

\*I = Input, O = Output, PWR = Power or Ground, M = Multimode pins.

# **Absolute Maximum Ratings**

Stress in excess of those listed in the "Absolute Maximum Ratings" may cause permanent damage to the power supply. These are stress ratings only and functional operation of the unit is not implied at these or any other conditions above those given in the operational sections of this TRN. Exposure to any absolute maximum rated condition for extended periods may adversely affect the power supply's reliability.

| Absolute Maximum Ratings   | Condition | Symbol           | Min  | Nom | Max  | Unit |
|--|-----------|------------------|------|-----|------|------|
| Input Voltage (DC continuous operation)  |           | V <sub>IN</sub>  | -    | -   | 15   | V    |
| Operating Ambient Temperature (*)  |           | T <sub>A</sub>   | -40  | -   | +85  | °C   |
| Storage Temperature  |           | T <sub>STG</sub> | -40  | -   | +125 | °C   |
| Output Voltage   |           | V <sub>out</sub> | 0.6  | -   | 5.2  | V    |
| Logic I/O voltage: SHARE, EN1, EN2, PG1,PG2, SALRT, SCL, SDA, SYNC, VTRIM1, VTRIM2,CFG, ADDR |           |                  | -0.3 | -   | 6.0  | V    |
| Analog input voltages: VS1+, VS1-, VS2+, VS2-  |           |                  | -0.3 | -   | 6.5  | V    |

# <u>Note</u>

(\*) - At low temperatures, (at <-20degC ), the accuracy of PMBus monitored parameters will be adversely affected.

# **Electrical Specifications**

Typical values given at Vin=12V, switching frequency= 457KHz, 25°C, unless otherwise specified under conditions.

| Parameter  | Conditions   | Symbol          | Min | Nom | Max | Unit |
|--|--|-----------------|-----|-----|-----|------|
| Input  |  |                 |     |     |     |      |
| Operating Input Voltage, DC (**)   |  | V <sub>IN</sub> | 7.5 | -   | 14  | V    |
| Maximum Input Current  | Vin=7.5V, Vo=3.3V, Io = 60A,<br>switching at 457kHz, with<br>200LFM at 55C |                 | -   | -   | 33  | A    |
| Input current  | Enable Off   | I <sub>IN</sub> | -   | 40  | 45  | mA   |
| Input Voltage UVLO<br>Threshold(falling)   | Default  | UVLO            | -   | 6.1 | -   | V    |
| Input Voltage UVLO<br>Threshold(rising)  | Default  | UVLO            | -   | 6.8 | -   | V    |
| Input Capacitance (internal)   |  |                 | -   | 120 | -   | uF   |
| Input Capacitance (recommended<br>external) 2x120uF/16V polymo<br>(APXS160ARA121M<br>or equivalent) plus<br>10uF/16V ceramic |  |                 | -   | 280 | -   | uF   |

## <u>Note</u>

(\*\*) - To maintain compliance to IPC9592B, input voltage must be kept at <13.2V



| Parameter                                       | Conditions  | Symbol                             | Min  | Nom                                  | Max                                | Unit    |
|---|---|------------------------------------|------|--------------------------------------|------------------------------------|---------|
| LOGIC INPUT/OUTPUT                              |   |                                    |      |                                      |                                    |         |
| Logic Input Leakage Current                     | Logic I/O - multimode pins  |                                    | -100 | -                                    | 100                                | nA      |
| Logic Input Low, VIL                            |   |                                    | -    | -                                    | 0.8                                | V       |
| Logic Input High, VIH                           |   |                                    | 2    | -                                    | -                                  | V       |
| Logic Output Low, VOL                           | 2mA sinking   |                                    | -    | -                                    | 0.5                                | V       |
| Logic Output High, VOH                          | 2mA sourcing  |                                    | 2.25 | -                                    | -                                  | V       |
| Output  |   |                                    |      |                                      |                                    |         |
| Output voltage                                  |   | V <sub>01</sub> V <sub>02</sub>    | 0.6  | -                                    | 5.0                                | V       |
| Output current                                  | $V_{o1} / V_{o2} = 0.6V$ $V_{o1} / V_{o2} = 1.0V$ $V_{o1} / V_{o2} = 1.8V$ $V_{o1} / V_{o2} = 2.5V$ $V_{o1} / V_{o2} = 3.3V$ $V_{o1} / V_{o2} = 5.0V$ | I <sub>o1</sub><br>I <sub>o2</sub> | 0    | -                                    | 40<br>40<br>35<br>32.5<br>30<br>20 | A       |
| Output Power                                    |   |                                    | -    | -                                    | 200                                | W       |
| Efficiency at 11V Vin & 25 ° C ambient          | 1.0V at 80A<br>1.8V at 70A<br>2.5V at 65A<br>3.3V at 60A<br>5.0V at 40A   |                                    |      | 89.9<br>93.0<br>94.5<br>95.0<br>95.5 |                                    | %       |
| Output Voltage Accuracy(Note 1)                 | With 1% Rvtrim resistor   |                                    | -1   | -                                    | +1                                 | %       |
| Output Voltage Set-point<br>Resolution (Note 2) | Set by PMBus™ command   |                                    | -    | ±0.025                               | -                                  | % Vo    |
| Output Voltage Positive Sensing<br>Bias Current | VS [1,2] + = 4V (negative = sinking)  |                                    | -100 | 20                                   | 100                                | μA      |
| Output Voltage Negative Sensing<br>Bias Current | VS [1,2] - = 0V   |                                    | -    | 20                                   | -                                  | μA      |
| Line Regulation<br>- 0.6 ~1.0V<br>- 1.0 ~ 5.0V  | Measured at Remote Sense point  |                                    | -    | 2<br>0.2                             | -                                  | mV<br>% |
| Load Regulation<br>- 0.6~1.0V<br>- 1.0~5.0V     | Measured at Remote Sense point  |                                    | -    | 5<br>0.5                             | -                                  | mV<br>% |

ú

| Parameter  | Conditions   | Symbol | Min    | Nom            | Max    | Unit |
|--|--|--------|--------|----------------|--------|------|
| Output capacitor per output<br>(external minimum )   | 2 x 220uF/6.3V Polymer Tan<br>caps(6TPF220M5L or<br>equivalent)<br>3 x 100uF/6.3V ceramic caps               |        | -      | 740            | -      | uF   |
| Output capacitor per output<br>(external recommended)  | 4 x 330uF/6.3V Polymer Tan<br>caps(T520D337M006ATE009<br>or equivalent) plus<br>10 x 100uF/6.3V ceramic caps |        | -      | 2320           | -      | uF   |
| Ripple & Noise (with minimum caps) 5Hz to 20MHz           -         0.6 to 1.8V           -         2.5V to 3.3           -         5.0V | One module one output  |        |        | 15<br>25<br>40 | -<br>- | mV   |
| Ripple & Noise (with minimum caps) 5Hz to 20MHz           -         0.6 to 1.8V           -         2.5V to 3.3           -         5.0V | One module two outputs   |        | -<br>- | 18<br>35<br>50 | -      | mV   |
| Ripple & Noise (with<br>recommended caps) 5Hz to<br>20MHz<br>- 0.6~1.8V<br>- 2.5V to 3.3V<br>- 5.0V                                      | One module one output  |        |        | 10<br>16<br>27 | -<br>- | mV   |
| Ripple & Noise (with<br>recommended caps) 5Hz to<br>20MHz<br>- 0.6~1.8V<br>- 2.5V to 3.3V<br>- 5.0V                                      | One module two outputs   |        |        | 12<br>20<br>32 | -<br>- | mV   |
| Transient response deviation<br>(with recommended caps on 1<br>module two outputs configuration)   | Vo=1V, 25% to 75% of step<br>load, slew rate 1A/us   |        | -      | 30             | -      | mV   |



| Parameter                                      | Condition                                   | Symbol | Min | Nom  | Max  | Unit   |
|--|---|--------|-----|------|------|--------|
| General  |   |        |     |      |      |        |
| Switching<br>Frequency(Note 3)                 |   |        | 400 | 457  | 800  | kHz    |
| PMBus <sup>™</sup> Clock<br>Frequency (Note 4) |   |        | 100 | -    | 400  | kHz    |
| Input Voltage Monitor<br>Accuracy              | Full Scale (FS) = 14V                       |        | -   | +/-2 | -    | %FS    |
| Input Voltage UV/OV<br>Fault Response delay    |   |        | -   | 100  | -    | μs     |
| Power Good Vo<br>Threshold                     | Default                                     |        | -   | 90   | -    | %Vo    |
| Power Good Vo<br>Hysteresis                    | Default                                     |        | -   | 5    | -    | %      |
| Power-good Delay                               | Default                                     |        | -   | 1    | -    | ms     |
| (Low to High transition)                       | Set via PMBus™ command                      |        | 0   | -    | 5000 | ms     |
| Power good low voltage                         |   |        | -   | -    | 0.5  | V      |
| CMTBF  | Telcordia SR-332, issue 3, Method I Case I  |        | 50  | -    | -    | MHours |
| Service Life                                   | Calculated at 40 deg C                      |        | 2   |      |      | Years  |
| Protection                                     |   |        |     |      |      |        |
| Over voltage                                   | Default                                     | OVP    | -   | 110  | -    | % Vo   |
| Over current(Note 5)                           | Refer to Configuration Setting on page 13   | OCP    | -   | -    | -    | А      |
| Over temperature                               | Default, refer to controller IC temperature | ОТР    | -   | 120  | -    | °C     |

#### Note:

- 1. VOUT measured at the termination of the VSx+ and VSx- sense points across line, load, temperature variation.
- 2. Percentage of Full Scale (FS) with temperature compensation applied.
- 3. Switching frequency will affect the thermal performance, the thermal derating will be no the same at different switching frequency.
- 4. For operation at 400kHz, see PMBus™ Power System Management Protocol Specification for timing parameter limits.
- 5. The OCP set point applies per phase. The total OCP current value will be twice the set value.



# LGA80D Performance Curves

Efficiency Tested at 200LFM room temp













# LGA80D Performance Curves





3.3V Vo





<u>Startup</u>@ 12V Vin/ full load with recommended capacitance on 1 module 1 output (2 phases) configuration CH1: Vout CH2: Enable



5.0V Vo



Dynamic \_@ 12V Vin/ full load with recommended capacitance on 1 module 2 output s configuration CH1: lout, CH2: Vout 12V Vin, 25%~75%~25% step load, 1A/us

4 x 330uF/6.3V/6mohm+10 x 100uF/6.3V ceramic caps



3.3 V



# Thermal Test Setup

The following figure shows the wind tunnel setup. The LGA80D modules are mounted on a test board and is vertically positioned within the wind tunnel.



# Thermal Derating Curve (Two LGA80Ds with longitudinal airflow)@ 12V Vin

Note: One LGA80D temperature is better than two LGA80Ds



Artesyn Embedded Technologies



# **Technical Reference Note**

#### **Electrical Description**

The LGA80D is designed with a voltage mode dual-phase synchronous buck topology and the block diagram is shown in Figure 1.

The output voltage is adjustable over a range of 0.6 - 5.0 V by using an external resistor or voltage as described on Page 8.

The POL module can be shut down via the ENABLE input pin. The module is enabled when the ENABLE pin is in logic high, and disabled when it is in logic low.

The output is monitored for over current and short-circuit conditions. When the PWM controller detects an over current condition, it forces the module into the defaulted latch mode.



Note: LGA80D shall be protected with a fuse in the positive input path.

#### Wide Operating Temperature Range

The LGA80D's ability to accommodate a wide range of ambient temperatures is the result of its extremely high power conversion efficiency and resultant low power dissipation, combined with the excellent thermal performance of the thermally enhanced cover. The maximum output power that the module delivers will depend on a number of parameters, primarily: Input voltage range

Output load current

Air velocity (forced or natural convection)

The LGA80D module has an operating temperature range of -40 ° C to 85 ° C with suitable derating.



# Typical applications







**One Module One Output** 



# Typical applications



**Two Modules One Output** 



# Typical applications





## Features and Functions

#### **Output Voltage Setting**

The output voltage is adjustable from 0.6 – 5.0 V. The outputs  $V_{out1}$  and  $V_{out2}$  can be adjusted with an external resistor RVtrim placed between the "Vtrim1 or Vtrim2" and "GND" pin shown in Table 3.  $V_{out1}$  and  $V_{out2}$  can also be set by GUI/PMBus up to 5.2V.

| RVtrim(kΩ) | VOUT(V) | RVtrim(kΩ) | VOUT(V) |
|------------|---------|------------|---------|
| LOW        | 1       | 38.3       | 1.3     |
| OPEN       | 1.2     | 42.2       | 1.4     |
| HIGH       | 0.9     | 46.4       | 1.5     |
| 10         | 0.6     | 51.1       | 1.6     |
| 11         | 0.65    | 56.2       | 1.7     |
| 12.1       | 0.7     | 61.9       | 1.8     |
| 13.3       | 0.75    | 68.1       | 1.9     |
| 14.7       | 0.8     | 75         | 2       |
| 16.2       | 0.85    | 82.5       | 2.1     |
| 17.8       | 0.9     | 90.9       | 2.2     |
| 19.6       | 0.95    | 100        | 2.3     |
| 21.5       | 1       | 110        | 2.5     |
| 23.7       | 1.05    | 121        | 2.8     |
| 26.1       | 1.1     | 133        | 3       |
| 28.7       | 1.15    | 147        | 3.3     |
| 31.6       | 1.2     | 162        | 4       |
| 34.8       | 1.25    | 178        | 5       |

#### **Table 3 Vout setting**



Figure 3 Vout Setting



## Features and Functions

#### **Address Setting**

When communicating with multiple PMBus modules using the PMBus interface, each module must have its own unique address so the host can distinguish between the modules. The module address can be set according to the external resistor RADDR between pin ADDR and GND that options listed in Table 4. When operating in 2 output mode, care must be taken when using sequential PMBus addresses. Since share addresses are automatically set using the PMBus address, it is possible for a module with a PMBus address immediately after a 2 output LGA80D module to be automatically configured with the same share address as one of the LGA80D channels, which could cause unintended operating modes. When using the LGA80D in a 4-phase application, the master device address must be 1 higher than the slave address. For this reason, do not use the next higher PMBus address when using the LGA80D as a 2 output module.

| RADDR (kΩ) | PMBus ADDRESS | RADDR (kΩ) | PMBus ADDRESS |
|------------|---------------|------------|---------------|
| LOW        | 40h           | 42.2       | 51h           |
| OPEN       | 42h           | 46.4       | 52h           |
| 10         | 41h           | 51.1       | 53h           |
| 11         | 43h           | 56.2       | 54h           |
| 12.1       | 44h           | 61.9       | 55h           |
| 13.3       | 45h           | 68.1       | 56h           |
| 14.7       | 46h           | 75         | 57h           |
| 16.2       | 47h           | 82.5       | 58h           |
| 17.8       | 48h           | 90.9       | 59h           |
| 19.6       | 49h           | 100        | 5Ah           |
| 21.5       | 4Ah           | 110        | 5Bh           |
| 23.7       | 4Bh           | 121        | 5Ch           |
| 26.1       | 4Ch           | 133        | 5Dh           |
| 28.7       | 4Dh           | 147        | 5Eh           |
| 31.6       | 4Eh           | 162        | 5Fh           |
| 34.8       | 4Fh           | 178        | 60h           |

#### Table 4 Address Setting





## Features and Functions

#### Switching Frequency Setting (SYNC)

The LGA80D switching frequency can be set from 400kHz to 800kHz by using the external resistor RSYNC between SYNC pin and GND as shown in Table 3. The recommended switching frequency is set at 457kHz with a 23.7KOhm resistor.

| RSYNC(kΩ) | FREQ(kHz) | RSYNC(kΩ) | FREQ(kHz) |
|-----------|-----------|-----------|-----------|
| OPEN      | 400       | 28.7      | 571       |
| HIGH      | 485       | 31.6      | 615       |
| 21.5      | 432       | 34.8      | 727       |
| 23.7      | 457       | 38.3      | 800       |
| 26.1      | 533       |           |           |

#### **Table 5 Frequency Setting**

![](_page_17_Figure_6.jpeg)

![](_page_17_Figure_7.jpeg)

#### Input Voltage Undervoltage Lock-Out Setting (UVLO)

The input undervoltage lockout (UVLO) prevents the LGA80D from operating when the input falls below a preset threshold, indicating the input supply is out of its specified range. The input voltage undervoltage lock-out threshold can be set between 2.85V and 16V using the GUI. The default UVLO value is 6.13V.

Once an input undervoltage fault condition occurs, LGA80D is to shutdown and stay off until the fault has cleared and the module has been disabled and re-enabled.

#### Configuration Setting (CFG)

The Configuration pin (CFG) sets several module configuration settings by external resistor RCFG between CFG pin and GND that allowing the LGA80D to be used in applications without the need for loading configuration files. The settings are shown in Table 6. When using the LGA80D in a 4 phase application, the master module address must be 1 higher than the slave address. This must be done in order for the 2 modules to be recognized as part of a current sharing group.

|           | Vout1        | Vout2        |          |           | Vout1        | Vout2        |                |
|-----------|--------------|--------------|----------|-----------|--------------|--------------|----------------|
|           |              |              |          |           |              |              |                |
| RCFG (kΩ) | OC LIMIT (A) | OC LIMIT (A) | CIRCUIT  | RCFG (kΩ) | OC LIMIT (A) | OC LIMIT (A) | CIRCUIT        |
| 10        | 25           | 25           | 2 Output | 51.1      | 45           | 55           | 2 Output       |
| 11        | 35           | 35           | 2 Output | 56.2      | 25           | 25           | 1 output       |
| 12.1      | 45           | 45           | 2 Output | 61.9      | 35           | 35           | 1 output       |
| 13.3      | 55           | 55           | 2 Output | 68.1      | 45           | 45           | 1 output       |
| 14.7      | 60           | 60           | 2 Output | 75        | 55           | 55           | 1 output       |
| 16.2      | 65           | 65           | 2 Output | 82.5      | 65           | 65           | 1 output       |
|           |              |              |          |           |              |              | 4 phases       |
| 17.8      | 35           | 25           | 2 Output | 90.9      | 35           | 35           | master         |
| 19.6      | 45           | 25           | 2 Output | 100       | 35           | 35           | 4 phases slave |
|           |              |              |          |           |              |              | 4 phases       |
| 21.5      | 55           | 25           | 2 Output | 110       | 45           | 45           | master         |
| 23.7      | 45           | 35           | 2 Output | 121       | 45           | 45           | 4 phases slave |
|           |              |              |          |           |              |              | 4 phases       |
| 26.1      | 55           | 35           | 2 Output | 133       | 55           | 55           | master         |
| 28.7      | 55           | 45           | 2 Output | 147       | 55           | 55           | 4 phases slave |
|           |              |              |          |           |              |              | 4 phases       |
| 31.6      | 25           | 35           | 2 Output | 162       | 65           | 65           | master         |
| 34.8      | 25           | 45           | 2 Output | 178       | 65           | 65           | 4 phases slave |
| 38.3      | 25           | 55           | 2 Output | LOW       | 20           | 20           | 1 output       |
| 42.2      | 35           | 45           | 2 Output | OPEN      | 20           | 20           | 2 Output       |
| 46.4      | 35           | 55           | 2 Output | HIGH      | 35           | 35           | 2 Output       |

#### **Table 6 Configuration Setting**

Each LGA80D module has two phases, the OC limit value in table is for each phase. The OC fault will be triggered if any phase current meet OC limit.

For example: RCFG=56.2k $\Omega$ , total OC limit of this LGA80D module is double table's value 2x25=50A, but if one phase meet 25A, OC fault will be triggered.

![](_page_18_Figure_7.jpeg)

![](_page_19_Picture_0.jpeg)

#### Control Loop(ASCR) Setting

The LGA80D's response can be optimized by adjusting the ASCR Gain and Residual settings by using external resister RASCR between pin ASCR and GND. The resister setting is followed Table 7. The gain value affects dynamic response and gain/phase, the higher gain value, the faster dynamic response and lower gain/phase margin, whereas the opposite. User can select balanced value in the system design, recommended GAIN value is 200~400. The ASCR can also be set via PMBus command ASCR\_CONFIG.

| RASCR(kΩ) | GAIN Vo1 | GAIN Vo2 | RASCR(kΩ) | GAIN Vo1 | GAIN Vo2 |
|-----------|----------|----------|-----------|----------|----------|
| 10        | 200      | 200      | 51.1      | 600      | 800      |
| 11        | 400      | 200      | 56.2      | 800      | 800      |
| 12.1      | 600      | 200      | 61.9      | 1000     | 800      |
| 13.3      | 800      | 200      | 68.1      | 200      | 1000     |
| 14.7      | 1000     | 200      | 75        | 400      | 1000     |
| 16.2      | 200      | 400      | 82.5      | 600      | 1000     |
| 17.8      | 400      | 400      | 90.9      | 800      | 1000     |
| 19.6      | 600      | 400      | 100       | 1000     | 1000     |
| 21.5      | 800      | 400      | 110       | 100      | 100      |
| 23.7      | 1000     | 400      | 121       | 300      | 300      |
| 26.1      | 200      | 600      | 133       | 500      | 500      |
| 28.7      | 400      | 600      | 147       | 700      | 700      |
| 31.6      | 600      | 600      | 162       | 900      | 900      |
| 34.8      | 800      | 600      | 178       | 1100     | 1100     |
| 38.3      | 1000     | 600      | LOW       | 300      | 300      |
| 42.2      | 200      | 800      | OPEN      | 500      | 500      |
| 46.4      | 400      | 800      | HIGH      | 700      | 700      |

**Table 7 Response Setting** 

![](_page_19_Figure_5.jpeg)

#### Note: All the High/Low/OPEN in setting table is defined as below.

| PIN Connected TO  | VALUE                 |
|-------------------|-----------------------|
| LOW (Logic LOW)   | <0.8 VDC              |
| OPEN (N/C)        | No connection         |
| HIGH (Logic HIGH) | >2.0 VDC              |
| Resistor to SGND  | Set by resistor value |
|                   |                       |

#### Enable

EN1 and EN2 are used to enable and disable each channel of the LGA80D. When operated as a 2-phase converter, it can either use EN2 with EN1 grounded, or just tie EN1 and EN2 together. However, when operated as 4/6/8 phases configuration, EN1 and EN2 shall be tied together (refer to the block diagram of 4 modules 1 output configuration on page 15). The enable pins shall be held low whenever a configuration file or script is used to configure the LGA80D. LGA80D can be enable/disable by PMBus and GUI also.

#### **Power Good**

The LGA80D provides a power good signal (PG0, PG1) for each channel that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. By default, the PG pin will assert if the output is within 10% of the target voltage.

#### **Output Overvoltage Protection**

The LGA80D offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. A hardware comparator is used to compare the actual output voltage (seen at the VS pin) to a programmable threshold set to 10% higher than the target output voltage (the default setting).

If the VS voltage exceeds this threshold, the PG pin will de-assert and the LGA80D will latch, unit can be restarted if OV fault is removed and reset via toggle the EN(enable).

#### **Output Pre-Bias Start-up**

The LGA80D provides pre-biased start-up function in one module one output and one module two outputs operation. Pre-Bias start-up function is not provided when operating in current sharing 2, 3, or 4 LGA80D modules in parallel (4, 6 or 8 phase configurations). An output pre-bias condition exists when an externally applied voltage is present on a power supply's output before the power supply's control IC is enabled. Certain applications require that the converter not be allowed to sink current during start up if a pre-bias condition exists at the output.

The LGA80D provides pre-bias start-up function by sampling the output voltage prior to initiating an output ramp. If a pre-bias voltage lower than the desired output voltage is present after the Ton-delay time the LGA80D starts switching with a duty cycle that matches the pre-bias voltage. This ensures that the ramp-up from the pre-bias voltage is monotonic. The output voltage is then ramped to the desired output voltage at the ramp rate set by the TON\_RISE command.

The resulting output voltage rise time will vary depending on the pre-bias voltage, but the total time elapsed from the end of the Ton-delay time to when the Ton-rise time is complete and the output is at the desired value will match the pre-configured ramp time. See Figure 4

![](_page_20_Figure_12.jpeg)

#### Figure 4

If a pre-bias voltage higher than the target voltage exists after the pre-configured Ton-delay time and Ton-rise time have completed, the LGA80D starts switching with a duty cycle that matches the pre-bias voltage. This ensures that the ramp-down from the pre-bias voltage is monotonic. The output voltage is then ramped down to the desired output voltage

If a pre-bias voltage higher than the overvoltage limit exists, the LGA80D will not initiate a turn-on sequence and will stay off with an output OV fault recorded.

#### Artesyn Embedded Technologies

#### **Output Over current Protection**

The LGA80D can protect the power supply from damage from an overloaded or shorted output. Once the current trigger OCP set point, the unit will latch, unit can be restarted if OC fault is removed and reset via toggle the EN(enable).

#### **Over Temperature Protection**

The LGA80D provide over temperature protection where the hotspot of the LGA80D. Once the LGA80D has been disabled due to over temperature fault(default value is 120 °C), the unit will shut down, and will auto-restart when the temperature drop below the OT\_WARN\_LIMIT value(default is 110 °C)

#### Digital Bus(Share Pin of LGA80D)

The Digital-DC Communications via the Share pin bus is used to communicate the LGA80Ds mainly for single output multi-phases configuration.

This dedicated bus provides the communication channel between LGA80Ds for features such as sequencing, fault spreading, and current sharing.

The share pin on all LGA80D modules in a single output configuration shall be connected together.

#### **Fault Spreading**

LGA80D can be configured to broadcast a fault event over the share bus to the other LGA80Ds in the group. When a fault occurs and the LGA80D is configured to shut down on a fault, the LGA80D will shut down and broadcast the fault event over the share bus. The other LGA80Ds on the share bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so.

#### **Active Current Sharing**

The PWM outputs of the LGA80D are used in parallel to create a dual phase power rail. The LGA80D output will share the current equally within +/-5% at Vo=1.2V.

#### Stackable

When multiple LGA80D modules shares a common DC input supply, it is desirable to adjust the clock phase offset of each LGA80D such that not all LGA80Ds have coincident rising edges. Setting each LGA80D to start its switching cycle at a different point in time can dramatically reduce input capacitance requirements. Since the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses are reduced.

In order to enable stackable feature, all LGA80D modules must be synchronized to the same switching clock. Configuring the SYNC pin is described in the Configurable Pins Section of this document.

For 2 x LGA80Ds in parallel, set configuration via external resistor refer to configuration setting table.

For 3 or 4 LGA80Ds in parallel, only can be set via GUI or PMBUS on each LGA80D. Each LGA80D will have a different configuration file. It doesn't matter which LGA80D is the "master" and which LGA80D are "slaves". Total four PMBus commands, FREQUENCY\_SWITCH, USER\_GLOBAL\_CONFIG, DDC\_CONFIG and DDC\_GROUP, shall be used . Please note that DDC\_CONFIG and DDC\_GROUP must be set on both PAGE 0 and PAGE 1 of each LGA80D's configuration. Below are the example of 4 LGA80Ds(8 phases) single output configuration in parallel via GUI/PMBus.

|    | USER_GLOBAL_CONFIG<br>PAGE<br>DDC_CONFIG<br>DDC_GROUP<br>PAGE<br>DDC_CONFIG<br>DDC_GROUP | 0x1102<br>0x00<br>0x0007<br>0x00202020<br>0x01<br>0x8007<br>0x00202020 | # Phase 0<br># Phase 4 |
|----|--|--|------------------------|
| 2. | LGA80D Slave1 Setting:<br>FREQUENCY_SWITCH<br>USER_GLOBAL_CONFIG<br>PAGE                 | 0xFB20<br>0x1104<br>0x00   | # 400 kHz              |
|    | DDC_CONFIG<br>DDC_GROUP<br>PAGE  | 0x2007<br>0x00202020<br>0x01   | # Phase 1              |
|    | DDC_CONFIG<br>DDC_GROUP  | 0xA007<br>0x00202020   | # Phase 5              |
| 3. | LGA80D Slave2 Setting:<br>FREQUENCY_SWITCH<br>USER_GLOBAL_CONFIG                         | 0xFB20<br>0x1104<br>0x00   | # 400 kHz              |
|    | DDC_CONFIG<br>DDC_GROUP<br>PAGE  | 0x4007<br>0x00202020<br>0x01   | # Phase 2              |
|    | DDC_CONFIG<br>DDC_GROUP  | 0xC007<br>0x00202020   | # Phase 6              |
| 4. | LGA80D Slave3 Setting:<br>FREQUENCY_SWITCH<br>USER_GLOBAL_CONFIG                         | 0xFB20<br>0x1104   | # 400 kHz              |
|    | PAGE<br>DDC_CONFIG<br>DDC_GROUP  | 0x00<br>0x6007<br>0x00202020   | # Phase 3              |
|    | PAGE<br>DDC_CONFIG<br>DDC GROUP  | 0x01<br>0xE007<br>0x00202020   | # Phase 7              |

The addresses are arbitrary, any addresses can be used but all the LGA80D must have a different PMBus address. For 3 or 4 LGA80Ds in parallel, the following pins shall be connected together:

1. SYNC pins. There must not be a resistor connected from SYNC to ground in the 6 or 8 Phase configuration 2. Share pins.

3. EN (enable) pins.

All the LGA80Ds shall have the same resistor value connected to ASCR, VTRIM0.

3 LGA80D(6 phases) in parallel setting is similar as 4 LGA80Ds'.

Artesyn Embedded Technologies

LGA80D

#### **Monitoring via PMBus**

A system controller can monitor a wide variety of different LGA80D parameters through the PMBus interface. The LGA80D can monitor fault conditions by monitoring the SALRT pin, which will be asserted when any number of preconfigured fault conditions occur.

The LGA80D can also be monitored continuously including the following:

- Input voltage
- Output voltage
- Output current
- Internal controller IC junction temperature
- Internal hottest Mosfet junction temperature
- Fault status information

The PMBus<sup>™</sup> Host should respond to SALRT as follows:

1. LGA80D module pulls SALRT Low.

2. PMBus<sup>™</sup> Host detects that SALRT is now low, performs transmission with Alert Response Address to find which LGA80D module is pulling SALRT low

3. PMBus<sup>™</sup> Host talks to the LGA80D module that has pulled SALRT low.

The actions that the host performs are up to the System Designer.

If multiple LGA80Ds are faulting, SALRT will still be low after doing the above steps and will require transmission with the Alert Response Address repeatedly until all faults are cleared.

Please refer to the PMBus™ Commands section of this document for details on how to monitor specific parameters via the PMBus interface.

#### **PMBus Communications**

The LGA80D provides a PMBus digital interface. LGA80D can be used with any standard 2-wire PMBus host LGA80D. In addition, LGA80D is compatible with PMBus version 2.0 and includes an SALRT line to help mitigate bandwidth limitations related to continuous fault monitoring. External Pull-up resistors are required on the PMBus. The pull-up resistor may be tied to an external 3.3V or 5V supply as long as this voltage is present prior to or during LGA80D power-up. The ideal design will use a central pull-up resistor that is well-matched to the total load capacitance. The minimum pull-up resistance should be limited to a value that enables any LGA80D to assert the bus to a voltage that will ensure a logic 0 (typically 0.8V at the LGA80D monitoring point) given the pull-up voltage (5V if tied to VR5) and the pull-down current capability of the LGA80D (nominally 4mA). A pull-up resistor of  $10k\Omega$  is a good value for most applications.

PMBus Data and Clock lines should be routed with a closely coupled return or ground plane to minimize coupled interference (noise). Excessive noise on the data and clock lines that cause the voltage on these lines to cross the high and low logic thresholds of 2.0V and 0.8V respectively will cause command transmissions to be interrupted and result in slow bus operation or missed commands.

LGA80D accepts most standard PMBus<sup>™</sup> commands. When enabling the LGA80D with ON\_OFF\_CONFIG command, it is recommended that the enable pin is tied to SGND.

In addition to bus noise considerations, it is important to ensure that user connections to the PMBus are compliant to the PMBus<sup>™</sup> command standards. Any LGA80D module that can be malfunction in a way that permanently shorts PMBus lines will disable PMBus<sup>™</sup> communications. Incomplete PMBus<sup>™</sup> commands can also cause the LGA80D to halt PMBus<sup>™</sup> communications. This can be corrected by disabling, then re-enabling the LGA80D.

# PMBUS SUMMARY

| CODE         COMMAND NAME         PESCHPTON         TYPE         FORMAT         PAULY SETTING           DIA         PAGE         SettexController1, Jordenth         N/W         Bit         Dia  |                     |                        |  |        | DATA        | DEFAULT |  |
|---|---------------------|------------------------|--|--------|-------------|---------|--|
| DBM         PARTI         DBM         Participant Control         Participant Control         Participant Control           DDM         DPGRATUR         Ended catabin argumation esting.         N/N         BIT         DN         Participant Control active high control actite high contresecting control actite high control actite high con  | CODE                |                        | DESCRIPTION  | TYPE   | FORMAT      | VALUE   | DEFAULT SETTING                                |
| Display         Display <thdisplay< th=""> <thdisplay< th=""> <thd< td=""><td>00h</td><td>PAGEf</td><td>SelectsController0,1,orboth</td><td>R/W</td><td>BIT</td><td>0h</td><td>Page0Controlleraddressed</td></thd<></thdisplay<></thdisplay<>   | 00h                 | PAGEf                  | SelectsController0,1,orboth                        | R/W    | BIT         | 0h      | Page0Controlleraddressed                       |
| D/D     D/D     D/D     P/D/     P/D/PL/D     P/D/PL/D       D/D     D/D     P/D/PL/D     D/D/PL/D     P/D/PL/D       D/D     D/D/D     D/D/PL/D     D/D/PL/D     D/D/PL/D       D/D     D/D/PL/D     D/D/PL/D     D/D/PL/D     D/D/PL/D       D/D     D/D/PL/D     D/D/PL/D     D/D/PL/D     D/D/PL/D       D/D/D     Restorevalues/non-entrope     W/H     N/A     N/A       D/D/D/D/D/D     Reports/Q/D/T/D/D/D     R/W     D/D/D     N/A       D/D/D/D/D/D/D     Reports/Q/D/T/D/D/D     R/W     D/D/D     N/A       D/D/D/D/D/D/D     Reports/Q/D/T/D/D     R/W     D/D/D     D/D/D/D       D/D/D/D/D/D     Reports/Q/D/T/D/D     R/W     D/D/D     D/D/D/D       D/D/D/D/D/D     Reports/Q/D/T/D/D     R/W     D/D     D/D/D/D       D/D/D/D/D/D/D/D/D/D/D/D/D/D     R/W     D/D     D/D/D/D/D/D       D/D/D/D/D/D/D/D/D/D/D/D/D/D/D/D/D/D/D/   | 01h                 | OPERATION              | Enable/disable,marginsettings                      | R/W    | BIT         | 00h     | Immediateoff,nominalmargin                     |
| BAD         LAW FULLS         Learnants         WHE         NA         NA         NA           13         EXECUTED CLEARUL ALL         Restore and end of adults ore         WHE         NA         NA         NA           13         EXECUTED CLEARUL ALL         Restore and end of adults ore         WHE         NA         NA           13         EXECUTED CLEARUL ALL         Restore and end of adults ore         WHE         NA         NA           14         EXECUTED CLEARUL ALL         Restore and end of adults ore         WHE         NA         NA           15         EXECUTED CLEARUL ALL         Restore and end of adults ore         WHE         NA         NA           16         EXECUTED CLEARUL ALL         Restore and end of adults ore         NA         NA         EXECUTED CLEARUL ALL           17         VOUT Adults Adults or executeD on adults or   | 02h                 | ON_OFF_CONFIG          | On/offconfigurationsettings                        | R/W    | BII         | 1/h     | ENABLEpincontrol,activehigh                    |
| Init       Diversion Subscription       Diversion Subscription       Diversion Subscription         110       EXECUTE UNALTIAL       Setsenvision Subscription       Write       N/A       N/A         120       EXECUTE UNALTIAL       Setsenvision Subscription       Write       N/A       N/A         120       EXECUTE UNALTIAL       Setsenvision Subscription       Write       N/A       N/A         120       EXECUTE UNATIAL       Setsenvision Subscription       Write       N/A       N/A         120       EVENT COMMAND       Setsenvision Subscription       N/W       Life       Dout CAL       Deservision Subscription         121       MOUT CAL       Setsenvision Subscription       N/W       Life       Dout CAL       Deservision Subscription         121       MOUT MARIN       Sets VOUTset sonthingmarginghow       N/W       Life       N/A       Dissocription Subscription         121       MOUT MARIN       Sets VOUTset sonthingmarginghow       N/W       Life       N/A       Dissocription Subscription         121       MOUT MARIN       Sets VOUTset sonthingmarginghow       N/W       Life       N/A       Sinsocription         121       MOUT MARIN       Sets VOUTset sonthing from sonthing Subscription       N/W       Life <t< td=""><td>03h</td><td>CLEAR_FAULIS</td><td>Clearstaults</td><td>write</td><td>N/A</td><td>N/A</td><td>N/A</td></t<>  | 03h                 | CLEAR_FAULIS           | Clearstaults                                       | write  | N/A         | N/A     | N/A  |
| All PLANK DURY OUT, ALL NEXTRONMENTIONED WITH ANY   | 11n<br>12b          | STORE_DEFAULT_ALL      | Storesvaluestoderaultstore                         | Write  | N/A         | N/A     | N/A  |
| Bild     Dirks UDER, ALL     Dirks UDER, ALL     Dirks UDER, ALL       R 1510E     UDIT, ALL (BR ALL     Reports VOIT moderandesponent     Write     Write <td>12N</td> <td>RESTORE_DEFAULT_ALL</td> <td>Ctorosvaluestromderautstore</td> <td>write</td> <td>N/A</td> <td>N/A</td> <td></td>  | 12N                 | RESTORE_DEFAULT_ALL    | Ctorosvaluestromderautstore                        | write  | N/A         | N/A     |  |
| International and the second | 150                 | DESTORE USER ALL       | Besteresvaluesfromucerstere                        | Write  | N/A         | N/A     | N/A  |
| Add DUT_OV_FAULT_UNIT       Sets Montage Additional Sets Additis Additis Additional Sets Additional Sets Additis Addit                  | 1011                | RESTORE_USER_ALL       | Restoresvalues/romuserstore                        | Pood   |             | 12h     | N/A  |
| All       DOI _ Lommony       Personalization       Page 1         All       DOU _ Low Prist       Applies of factorization and the personalization of the personaliset personaliset personaliset personalization of the pe  | 2011                |                        |  |        | 1160        | 1311    | LinearWoode, Exponent=-13                      |
| State         Low         List         Model         List         Model           250         VOUT_VALUS         Externalization/VOUTING-point         V/W         List         N/W         List         List  | 2211                |                        | Appliacoffsetvoltageto//OUTset_point               |        | 1160        | 10/A    |  |
| Product         Product <t< td=""><td>2311</td><td>VOUT_CAL_OFFSET</td><td></td><td></td><td>1161</td><td></td><td>1 1 EVV/OLITainstrapsotting</td></t<>  | 2311                | VOUT_CAL_OFFSET        |  |        | 1161        |         | 1 1 EVV/OLITainstrapsotting                    |
| Paint         Processor         Pr  | 2411<br>25h         |                        | Sets//QUTset pointduringmarginhigh                 |        | 1160        |         | 1.15XVOOTplitstrapsetting                      |
| Control         Description         Description         Description           21         VOUT_TRANSITION_RATE         Sets VOUT transition rate during margin commands         K/W         111         BAODh         12/ms           22         VOUT_TRANSITION_RATE         Sets VOUT transition rate during margin commands         K/W         111         DAODh         0/ms           28.h         VOUT_OROOP         (all phases combined)         K/W         111         0000h         0mV/A           31.h         FREQUENCY_SWITCH         Setswitchingfrequency         R/W         111         N/A         SYNC/Pinstrapsetting           31.h         COT_CAL_GAIN         Setsimpedanceofcurrentsenscircuit         R/W         111         0000h         0A           31.h         VOUT_OV_FAULT_IMIT         SetstheVOUT ouronlagefaulthreshold         R/W         111         0000h         0A           41.h         VOUT_OV_FAULT_RESPONSE         SetstheVOUT oudervoltage fault treshold for         N         164         N         165         N         0.638/OUTpinstrapsetting           41.h         VOUT_OV_FAULT_RESPONSE         Sets the OUT oudervoltage fault treshold for         N         N         164         N         1104         N/A         276 pin strap setting           41.h  | 2511<br>26h         |                        | SetsVOUTset-pointduringmarginlow                   |        | L100        | N/A     | 0.95vV/OUTpinstrapsetting                      |
| 2/1       UOT_DOUCLING_UNIT       Sets V/I slope for total rail output current       1/1       Point       1/1         33h       FREQUENCY_SWITCH       Sets W/I slope for total rail output current       R/W       1/1       0000h       0mV/A         33h       FREQUENCY_SWITCH       Setswitchingfrequency       R/W       1/1       0000h       0mV/A         33h       FREQUENCY_SWITCH       Setswitchingfrequency       R/W       1/1       0000h       0A         3h       OUT_CAL_GAIN       Setsimpedanceofurrentsenscircuit       R/W       1/1       0000h       0A         3h       OUT_CAL_GAIN       Setsimpedanceofurrentsenscircuit       R/W       1/1       0000h       0A         4h       YOUT_OV_FAULT_LIMIT       SetstheVOUTovervoltagefaulthreshold       R/W       1/1       0D       0SsN/OUTpinstrapsetting         45h       YOUT_UV_FAULT_RESPONSE       Sets the VOUT undervoltage fault threshold       R/W       1/1       N/A       0 SsN/OUTpinstrapsetting         46h       OUT_UC_FAULT_LIMIT       Sets the VOUT undervoltage fault threshold       R/W       1/1       N/A       0 Stable onretry         47h       OT_FAULT_LIMIT       Sets the VOUT undervoltage fault threshold       R/W       1/1       N/A       0 Stabled while the fault is pre  | 2011<br>27h         | VOUT TRANSITION PATE   | Sets VOLIT transition rate during margin commands  |        | 111         | RAOOh   | 11//ms   |
| VOUT_DROOP         Sets V/I slope for total rail output current<br>(all phases combined)         R/W         L1         0000h         0mV/A           3h         FREQUENCY_SWITCH         Setswitchingfrequency         R/W         L1         VA         SYNCPinstrapsetting           3h         INTERLEAVE         Configures phase offset during group operation         R/W         L1         VA         SYNCPinstrapsetting           3h         OUT_CAL_GAIN         Setsimpedanceofcurrentsenscircuit         R/W         L1         BOBC         D86/mL           3h         OUT_CAL_GAIN         Setsimpedanceofcurrentsenscircuit         R/W         L1         BOBC         D86/mL           3h         OUT_CAL_GAIN         Setsimpedanceofcurrentsenscircuit         R/W         L1         BOBC         D86/mL         D36           4h         VOUT_UV_FAULT_RESPONSE         SetsitheVOUT outerviotageaturtresponse         R/W         L16u         N/A         D85able, noretry           4h         VOUT_UV_FAULT_RESPONSE         Setsithe IOUT pack overcurrent fault threshold         R/W         L1         N/A         CFG pin strap setting           4h         OUT_OC_FAULT_UMIT         Setsheover-temperaturefault threshold         R/W         L1         N/A         L1/VOUT_OC_FAULT_MIT for each phase           4h<  | 2711                |                        |  | 11/ 11 | LII         | DAUUII  | 17/115   |
| Sets V/I slope for total rail output current<br>all phases combined)         R/W         L1         D000h         OmV/A           33h         FRGUENCY_SWITCH         Setsswitchingfrequency         R/W         L11         N/A         SYNCPInstrapsetting           INTERLEAVE         Configures phase offset during group operation<br>should channel and strate s  |                     |                        |  |        |             |         |  |
| Bith       VOUT_DROOP       fail phases combined]       RAVL       L11       D000h       OmV/A         3h       FREQUENCY_SWITCH       Setsswitching/requency       R/W       L11       N/A       SYNCPinstrapsetting         3h       NUT_CAL_GAIN       Setsingednaceofcurrentsensecircuit       R/W       L11       B98Ch       0.0.6.57mQ         3h       OUT_CAL_GAIN       Setsingednaceofcurrentsensecircuit       R/W       L11       B000h       DA         40h       VOUT_OV_FAULT_LIMIT       SetstheVOUTovervoltagefaulthreshold       R/W       L16u       N/A       L1xVOUTpinstrapsetting         41h       VOUT_OV_FAULT_RESPONSE       Sets the VOUT undervoltage fault threshold       R/W       L16u       N/A       L3xVOUTpinstrapsetting         54h       VOUT_UV_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for       R/W       L11       V/A       CF G in strap setting         64h       JUT_UC_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for       R/W       L11       V/A       CF G in strap setting         64h       JUT_UC_FAULT_LIMIT       Setstheover-temperaturefaultimit       R/W       L11       V/A       L1       L10       L11       V/A       L1       L11       V/A       L1       L11   |                     |                        | Sets V/I slope for total rail output current       |        |             |         |  |
| B3h         FREQUENCY SWITCH         Setssuchthingfrequency         P/AW         L11         N/A         SYNCPinistrapsetting           INTERLEAVE         Configures phase offset during group operation         P/AW         Bit         N/A         Set by pin-strapped PMBus** address           38h         OUT_CAL_OFFSET         Betsane/Settol/DISrensecircuit         R/W         L11         B98Ch         D000h         DA           40h         VOUT_OV_FAULT_LIMIT         Setsthe/OUTovervoltagefaulthreshold         R/W         L11         D000h         DA           41h         VOUT_OV_FAULT_RESPONSE         Setsthe/OUTovervoltagefaulthreshold         R/W         L16u         N/A         L1xVOUTpinstrapsetting           45h         VOUT_UV_FAULT_RESPONSE         Sets the VOUT undervoltage fault threshold         R/W         L11         N/A         CFG pin strap setting           46h         OUT_UV_FAULT_RESPONSE         Sets the IOUT ade overcurrent fault threshold         R/W         L11         N/A         Disable_noretry           47h         OUT_UV_FAULT_LIMIT         Sets the/OUT ade overcurrent fault threshold         R/W         L11         N/A         Disable_noretry           47h         OT_FAULT_LIMIT         Setsthe/OVT ade overcurrent fault threshold         R/W         L11         N/A         Disable_   | 28h                 | VOUT_DROOP             | (all phases combined)                              | R/W    | L11         | 0000h   | 0mV/A  |
| INTERLEAVE         Configures phase offset during group operation         R/W         BIT         N/A         Set by pin-strapped PMBus** address.           37h         IOUT_CAL_GAIN         Estimpedanceofcurrentsensecircuit         R/W         L11         0000h         DA           39h         IOUT_CAL_OFFSET         EstanoffsettoIOUTsensecircuit         R/W         L11         0000h         DA           40h         VOUT_OV_FAULT_ILMIT         SetsterVOUTovervoltagefaultthreshold         R/W         L16u         N/A         L1xVOUTpinstrapsetting           41h         VOUT_OV_FAULT_RESPONSE         Sets the VOUT undervoltage fault threshold         R/W         BIT         80h         Disable, noretry           45h         VOUT_OV_FAULT_RESPONSE         Sets the IOUT peak overcurrent fault threshold for         R/W         BIT         N/A         CFG pin strap setting           46h         DUT_OC_FAULT_LIMIT         Sets the IOUT peak overcurrent fault threshold for         R/W         L11         N/A         CFG pin strap setting           56h         DUT_UC_FAULT_LIMIT         Setstheover-temperaturefaultimit         R/W         L11         N/A         Druput 5 disabled while the fault is present. Operation resumes and the fourts of the tabled while the fault is present. Operation resumes and the fourture falls behaver.           50h         DT_FAULT_RESPONSE   | 33h                 | FREQUENCY_SWITCH       | Setsswitchingfrequency                             | R/W    | L11         | N/A     | SYNCPinstrapsetting                            |
| INTERLEVE         Configures phase offset during group operation         N/A         Set by pin-strapped PMBus <sup>m</sup> address           38h         OUT_CAL_OFFSET         Setsimpedanceofcurrentsensecircuit         R/W         11         896/000         0.4           40h         VOUT_CAL_OFFSET         Setsimpedanceofcurrentsensecircuit         R/W         11         806/000         0.4           40h         VOUT_OV_FAULT_RESPONSE         SetsheVOUTovervoltagefaultthreshold         R/W         11         0.000         0.4           41h         VOUT_UV_FAULT_RESPONSE         Setshe VOUT undervoltage fault threshold         R/W         11         0.85x/OUTpinstrapsetting           44h         VOUT_UV_FAULT_RESPONSE         Sets the VOUT undervoltage fault response         R/W         11         N/A         0.85x/OUTpinstrapsetting           45h         VOUT_UV_FAULT_RESPONSE         Sets the IOUT peak overcurrent fault threshold for<br>each phase         R/W         11         N/A         pin strap setting           46h         OUT_C_FAULT_LIMIT         Setsheover-temperaturefault threshold for<br>each phase         R/W         11         N/A         pin strap setting           47h         OT_FAULT_LIMIT         Setsheover-temperaturefault threshold for<br>portupit is cabiable while the fault is<br>present.Operation resumes and the<br>outupit is cabiable when the<br>temperature falls below the<br>temperatu  |                     |                        |  |        |             |         |  |
| g/n     F/W     BIT     Set by pn-strapped PMBus <sup>m</sup> address       39h     OUT_CAL_OFFSET     SetsanoffsettolOUTsensecircuit     R/W     11     0000h     0A       40h     YOUT_OV_FAULT_LIMIT     SetstheVOUTovervoltagefaulthreshold     R/W     11     000h     0A       41h     YOUT_OV_FAULT_RESPONSE     SetstheVOUTovervoltagefaulthreshold     R/W     116u     N/A     1.1xVOUTpinstrapsetting       41h     YOUT_UV_FAULT_RESPONSE     SetstheVOUT undervoltage fault response     R/W     BIT     80h     Disable_noretry       41h     YOUT_UV_FAULT_RESPONSE     Sets the VOUT undervoltage fault response     R/W     BIT     80h     Disable_noretry       45h     YOUT_UV_FAULT_RESPONSE     Sets the IOUT palek overcurrent fault threshold     R/W     BIT     N/A     CFG pin strap setting       46h     JOUT_OC_FAULT_LIMIT     Set sthe IOUT palek overcurrent fault threshold     R/W     111     N/A     Pin strap setting       47h     OT_GAULT_LIMIT     Set stheover-temperaturefault threshold     R/W     111     BR/A     Disable_noretry       48h     OUT_UC_FAULT_LIMIT     Set stheover-temperaturefaultresponse     R/W     111     BR/A     Disable_noretry       51h     OT_FAULT_RESPONSE     Set stheover-temperaturefaultresponse     R/W     BIT     FFh </td <td>-</td> <td>INTERLEAVE</td> <td>Configures phase offset during group operation</td> <td></td> <td></td> <td></td> <td></td>   | -                   | INTERLEAVE             | Configures phase offset during group operation     |        |             |         |  |
| gbn       JOUL CAL, GAIN       Setsimpedianceolourienscencuit       V/W       L11       8904       DUC CAL, GAIN       Setsimpedianceolourienscenceut       R/W       L11       0000h       DA         gbn       OUT_CAL, GFSET       Setsine/OUTovervoltagefaulthreshold       R/W       L16u       N/A       L1xVOUTpinstrapsetting         dth       VOUT_UV_FAULT_RESPONSE       Setsithe/OUTovervoltage fault threshold       R/W       BIT       80h       Disable,noretry         dth       VOUT_UV_FAULT_RESPONSE       Sets the VOUT undervoltage fault threshold for<br>each phase       R/W       BIT       80h       Disable,noretry         dth       VOUT_UC_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for<br>each phase       R/W       L1       N/A       Disable, noretry         dth       OUT_CC_FAULT_LIMIT       Sets the IOUT valey undercurrent fault threshold for<br>each phase       R/W       L1       N/A       Disable, noretry         dth       OUT_CC_FAULT_LIMIT       Sets the IOUT valey undercurrent fault threshold for<br>each phase       R/W       L1       N/A       Disable, noretry         dth       OUT_CC_FAULT_LIMIT       Sets the IOUT valey undercurrent fault threshold for<br>present. Operation resumes and the<br>output's is abable while the fault is<br>present. Operation resumes and the<br>output's is enabled while the fault is<br>present. Operation resumes and the<br>output's is enab  | 37h                 |                        |  | R/W    | BII         | N/A     | Set by pin-strapped PMBus <sup>™</sup> address |
| gen         DOUT_CAL_OFSET         SetsahorisettoioUrgenseurcuit         V/V         III         DUOD         DA           40h         VOUT_OV_FAULT_LIMIT         SetsthevOUTovervoltagefaulthreshold         R/W         I.6u         N/A         1.1xVOUTpinstrapsetting           41h         VOUT_UV_FAULT_RESPONSE         SetsthevOUT undervoltage fault threshold         R/W         BIT         80h         Disable.noretry           44h         VOUT_UV_FAULT_RESPONSE         Sets the VOUT undervoltage fault threshold for<br>each phase         R/W         BIT         80h         Disable.noretry           45h         VOUT_UV_FAULT_RESPONSE         Sets the IOUT valey undercurrent fault threshold for<br>each phase         R/W         III         N/A         CFG pin strap setting           46h         IOUT_UC_FAULT_LIMIT         Sets the IOUT valey undercurrent fault threshold<br>four_UC_FAULT_LIMIT         Fetstheover-temperaturefaultimit         R/W         III         EBCOM         -1*IOUT_OC_FAULT_LIMIT for each phase           47h         OT_FAULT_LIMIT         Setstheover-temperaturefaultresponse         R/W         III         EBCOM         -1*IOUT_OC_FAULT_LIMIT           57h         VT_FAULT_RESPONSE         Setstheover-temperaturefaultresponse         R/W         III         EBCOM         -10*C           51h         OT_FAULT_RESPONSE  | 38h                 |                        | Setsimpedanceofcurrentsensecircuit                 | R/W    | L11         | B9BCh   | 0.867mΩ  |
| 40h         VOUT_OV_FAULT_LIMIT         SetstheVOUTovervoltagefaulttresponse         R/W         116u         V/A         1.1xVOUTpinstrapsetting           41h         VOUT_OV_FAULT_RESPONSE         Sets the VOUT undervoltage fault threshold         R/W         BIT         80h         Disable_noretry           44h         VOUT_UV_FAULT_LIMIT         Sets the VOUT undervoltage fault threshold         R/W         BIT         80h         Disable_noretry           45h         VOUT_UC_FAULT_LIMIT         Sets the IOUT peak overcurrent fault threshold for         R/W         BIT         80h         Disable_noretry           46h         OUT_UC_FAULT_LIMIT         Sets the IOUT peak overcurrent fault threshold for         R/W         11         N/A         CFG pin strap setting           47h         OT_UC_FAULT_LIMIT         Fest the VOUT undervoltage fault threshold for         R/W         11         N/A         pin strap setting           48h         OT_UC_FAULT_LIMIT         Sets the IOUT aley undercurrent fault threshold         R/W         11         P/A         pin strap setting           47h         OT_FAULT_LIMIT         Sets the VOUT undervoltage fault threshold         R/W         11         P/A         pin strap setting           47h         OT_FAULT_RESPONSE         Sets the VOUT undervoltage fault response         R/W  | 39h                 | IOUI_CAL_OFFSEI        | SetsanoffsettoIOUTsensecircuit                     | R/W    | L11         | 0000h   | UA   |
| NUT       DOT       VOIT       DUT       VOIT       DUT       VIX       L1xVOIT       Disable, noretry         41h       VOUT_UV_FAULT_RESPONSE       SetstheVOUT undervoltage fault threshold       R/W       BIT       80h       Disable, noretry         44h       VOUT_UV_FAULT_RESPONSE       Sets the VOUT undervoltage fault threshold       R/W       L1su       N/A       0.85xVOUTprinstrapsetting         45h       VOUT_UV_FAULT_RESPONSE       Sets the IOUT valley undercurrent fault threshold       R/W       L11       N/A       0.85xVOUTprinstrapsetting         46h       IOUT_OC_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold       R/W       L11       R/A       pin strap setting         47h       OT_FAULT_LIMIT       Setsthe IOUT valley undercurrent fault threshold       R/W       L11       EVCD       +120°C         48h       IOUT_UC_FAULT_LIMIT       Setstheover-temperaturefaultimit       R/W       L11       EVCD       +120°C         47h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       L11       EVCD       +110°C         51h       OT_FAULT_RESPONSE       Setstheunder-temperaturefaultresponse       R/W       L11       ES30h       -45°C         51h       UT_FAULT_RESPONSE       SetstheVIN ov   | 4.01                |                        |  | -      |             |         |  |
| 41h       VOUT_OV_FAULT_RESPONSE       SetstheVOUTovervoltagefaultresponse       R/W       BIT       80h       Disable,noretry         44h       VOUT_UV_FAULT_LIMIT       Sets the VOUT undervoltage fault threshold       R/W       L1G       N/A       0.85XVOUTpinstrapsetting         45h       VOUT_UV_FAULT_RESPONSE       Sets the IOUT peak overcurrent fault threshold for<br>each phase       R/W       BIT       80h       Disable, noretry         46h       OUT_OC_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for<br>each phase       R/W       L11       N/A       CFG pin strap setting.         47h       OT_FAULT_LIMIT       Sets the IOUT alley undercurrent fault threshold for<br>each phase       R/W       L11       N/A       CFG pin strap setting.         47h       OT_FAULT_LIMIT       Setstheover-temperaturefaultreshold for<br>each phase       R/W       L11       EBCOh       +10'OUT_OC_FAULT_LIMIT for each phase         47h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       BIT       END       -11'OUT_OC_         51h       OT_WARN_LIMIT       Setstheover-temperaturefaultresponse       R/W       L11       ES30h       45'C         54h       UT_FAULT_RESPONSE       Setsthe-Uneder-temperaturefaultresponse       R/W       L11       D3A0h       L5.V <tr< td=""><td>40n</td><td>VOUT_OV_FAULT_LIMIT</td><td>SetstnevOUTovervoltageraultthreshold</td><td>R/W</td><td>L160</td><td>N/A</td><td>1.1xvOUTpinstrapsetting</td></tr<>  | 40n                 | VOUT_OV_FAULT_LIMIT    | SetstnevOUTovervoltageraultthreshold               | R/W    | L160        | N/A     | 1.1xvOUTpinstrapsetting                        |
| AIN       VOUT_UV_FAULT_LIMIT       Sets the VOUT undervoltage fault threshold       R/W       BIT       BON       Disable, noretry         46h       VOUT_UV_FAULT_LIMIT       Sets the VOUT undervoltage fault threshold       R/W       BIT       BON       Disable, noretry         46h       VOUT_UV_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for<br>each phase       R/W       BIT       N/A       CFG pin strap setting.         46h       OUT_UC_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold for<br>each phase       R/W       L11       N/A       pin strap setting.         47h       OUT_UC_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold for<br>each phase       R/W       L11       EBCOh       +120°C         47h       OT_FAULT_RESPONSE       Sets theover-temperaturefaultimit       R/W       BIT       FFh       Out put is disabled when the<br>temperature fails below the<br>output is enabled when the<br>tempera   | 446                 |                        |  | D /14/ | DIT         | 0.01-   | Dischla warstwi                                |
| Hin       VOUL_UV_FAULT_LIMIT       Sets the VOUT undervoltage fault response       R/W       LBu       N/A       US3VVOUrpintappetting         45h       VOUT_UV_FAULT_RESPONSE       Sets the VOUT undervoltage fault response       R/W       BIT       80h       Disable, noretry         46h       OUT_OC_FAULT_LIMIT       each phase       R/W       BIT       N/A       CFG pin strap setting         46h       OUT_UC_FAULT_LIMIT       each phase       R/W       L11       N/A       CFG pin strap setting         47h       OT_FAULT_LIMIT       sets the IOUT valey undercurrent fault threshold for       R/W       L11       N/A       Disable, noretry         47h       OT_FAULT_LIMIT       Sets theover-temperaturefaultimit       R/W       L11       N/A       Disable, noretry         47h       OT_FAULT_LIMIT       Setstheover-temperaturefaultimit       R/W       L11       EB20h       +120°C         47h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultimesponse       R/W       L11       EB70h       +110°C         52h       UT_WARN_LIMIT       Setstheover-temperaturefaultimesponse       R/W       L11       EB70h       +110°C         53h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       L11       D240  | 410                 | VOUT_OV_FAULT_RESPONSE | Sets the VOLT undervieltage fault threshold        |        | BII<br>11Cu |         |  |
| Ash       VOUT_UV_FAULT_RESPONSE       Sets the VOUT underVoitage ratiul response       R/W       BIT       80h       Disable, noretry         Ash       VOUT_OC_FAULT_LIMIT       Sets the IOUT peak overcurrent fault threshold for<br>each phase       R/W       L11       N/A       CFG pin strap setting         Ash       OUT_OC_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold R/W       L11       N/A       Pin strap setting         AFh       OT_FAULT_LIMIT       Sets theover-temperaturefaultimit       R/W       L11       EBC0h       +120°C         Afh       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       L11       EBC0h       +120°C         Sth       OT_FAULT_RESPONSE       Setstheover-temperaturesponse       R/W       BIT       FFh       OT_WARN_LIMIT         Sth       OT_FAULT_RESPONSE       Setstheover-temperaturewarninglimit       R/W       L11       EC40h       -30°C         Sth       UT_FAULT_RESPONSE       Setsthe under-temperature fault response       R/W       L11       EC40h       -30°C         Sth       UT_FAULT_RESPONSE       Setsthe under-temperature fault response       R/W       L11       EC40h       -30°C         Sth       UT_AULT_RESPONSE       Setsthe UNovervoitage auriterfault response       R/W <td>440</td> <td></td> <td></td> <td>R/W</td> <td>LIGU</td> <td>N/A</td> <td>0.85xv001pinstrapsetting</td>  | 440                 |                        |  | R/W    | LIGU        | N/A     | 0.85xv001pinstrapsetting                       |
| Sam       VOUT_UV_FAULT_RESPONSE       Sets the IOUT peak overcurrent fault threshold for       N/W       Bit       Out       Out       CFG pin strap setting         46h       IOUT_OC_FAULT_LIMIT       Sets the IOUT valey undercurrent fault threshold for       N/W       L1       N/A       CFG pin strap setting         47h       OT_FAULT_LIMIT       For each phase       R/W       L1       N/A       pin strap setting         47h       OT_FAULT_LIMIT       Sets the IOUT valey undercurrent fault threshold       N/W       L1       FEBC0h       +120°C         47h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       L1       EBC0h       +120°C         51h       OT_WARN_LIMIT       Setstheover-temperaturefaultresponse       R/W       BIT       FFh       OT_WARN_LIMIT.         52h       UT_WARN_LIMIT       Setstheouder-temperaturefaultimit       R/W       L1       DC40h       -30°C         53h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       L1       DC40h       -30°C         54h       UT_FAULT_RESPONSE       Sets the UNE voltage aurining threshold       R/W       L1       DC40h       -30°C         55h       VIN_OV_FAULT_RESPONSE       SetstheVIN overvoltagefaulthresponse       R/   | 456                 |                        | Sets the VOUT undervoltage fault response          | D /M   | DIT         | 00h     | Disable perstru                                |
| 46h       OUT_OC_FAULT_LIMIT       each phase       R/W       11       N/A       CFG pin strap setting         46h       OUT_UC_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold       N/A       Pin strap setting         47h       OT_FAULT_LIMIT       Sets the IOUT valley undercurrent fault threshold       N/W       N/A       Pin strap setting         47h       OT_FAULT_LIMIT       Sets theover-temperaturefaultimit       R/W       11       EBCOh       +120°C         47h       OT_FAULT_LIMIT       Sets theover-temperaturefaultresponse       R/W       N/H       EBCOh       +120°C         50h       OT_FAULT_RESPONSE       Sets theover-temperature avaring limit       R/W       11       EDCoh       -30°C         51h       OT_WARN_LIMIT       Sets the under-temperature avaring limit       R/W       11       EDCoh       -30°C         52h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       111       DC4Oh       -45°C         54h       VIT_AUT_RESPONSE       Sets the VIN overvoltage fault threshold       R/W       111       D3AOh       14.5V         55h       VIN_OV_FAULT_LIMIT       Sets the VIN overvoltage avaring threshold       R/W       111       D3AOh       14.5V         56  | 4511                | VOUT_OV_FAULT_RESPONSE | Sats the IOUT peak oversurrent fault threshold for | K/W    | ын          | 800     |  |
| Cont         Dor Doc         Disc         Disc <thdisc< th="">         Disc         <thdisc< th=""> <t< td=""><td>16h</td><td></td><td>each phase</td><td>R /\\/</td><td>111</td><td>N/A</td><td>CEG nin stran setting</td></t<></thdisc<></thdisc<>   | 16h                 |                        | each phase   | R /\\/ | 111         | N/A     | CEG nin stran setting                          |
| 4Bh       OUT_UC_FAULT_LIMIT       For each phase       R/W       11       N/A       pin strap setting         4Fh       OT_FAULT_LIMIT       Sets the over-temperature fault timit       R/W       111       EBOth       +120*C         4Fh       OT_FAULT_RESPONSE       Sets the over-temperature fault response       R/W       I11       EBOth       +120*C         50h       OT_FAULT_RESPONSE       Sets the over-temperature fault response       R/W       BIT       FFh       OT_ware the memory and the output is enabled when the temperature fault response         51h       OT_WARN_LIMIT       Sets the over-temperature even remperature and the output is enabled when the temperature fault response       R/W       I11       EB70h       +110*C         52h       UT_FAULT_LIMIT       Sets the under-temperature fault response       R/W       I11       ES30h       -45*C         53h       UT_FAULT_LIMIT       Sets the under-temperature fault response       R/W       I11       D3A0h       14.5*U         55h       VIN_OV_FAULT_RESPONSE       Sets the VIN overvoltage fault threshold       R/W       I11       D3A0h       14.5*U         57h       VIN_OV_FAULT_RESPONSE       Sets the VIN undervoltage warning threshold       R/W       I11       D360h       13.5*U         58h       VIN_UV_WA  | 4011                |                        | Sets the IOLIT valley undercurrent fault threshold |        | L11         | N/A     | -1*IOUT OC FAULT LIMIT from CEG                |
| 4Fh       OT_FAULT_LIMIT       Setstheover-temperaturefaultlimit       R/W       111       EBCOh       +120*C         4Fh       OT_FAULT_LIMIT       Setstheover-temperaturefaultimit       R/W       111       EBCOh       +120*C         50h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       BIT       FFh       OT_WARN_LIMIT.         51h       OT_WARN_LIMIT       Setstheover-temperaturewarninglimit       R/W       L11       EB70h       +110*C         52h       UT_WARN_LIMIT       Setstheunder-temperaturewarninglimit       R/W       L11       DC40h       -30*C         53h       UT_FAULT_LIMIT       Setstheunder-temperaturefaultlimit       R/W       L11       D530h       -45*C         54h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry.280msretrydelay         55h       VIN_OV_FAULT_LIMIT       Sets the VIN vorevoltagefaulthresponse       R/W       BIT       D300h       13.5V         57h       VIN_OV_FAULT_LIMIT       Sets the VIN undervoltage warning threshold       R/W       L11       D300h       13.5V         58h       VIN_UV_WARN_LIMIT       Sets the VIN undervoltage fault response       R/W       L11       N/A  | 4Bh                 | IOUT UC FAULT LIMIT    | for each phase                                     | R/W    | L11         | N/A     | pin strap setting                              |
| Description         Database arp production         Database arp production           Status         Dutput is disabled while the fault is present. Operation resumes and the output is enabled when the temperature fails below the         Dutput is disabled while the fault is present. Operation resumes and the output is enabled when the temperature fails below the           Sth         OT_FAULT_RESPONSE         Setstheover-temperaturewarninglimit         R/W         BIT         FFh         OT_WARN_LIMIT.           Sth         OT_WARN_LIMIT         Setstheouder-temperaturewarninglimit         R/W         L11         DC40h         30°C           Sth         UT_FAULT_LIMIT         Setstheunder-temperature fault response         R/W         BIT         BFh         Continuousretry.280msretrydelay           Sth         VIN_OV_FAULT_RESPONSE         Sets the vinovervoitagefaultresponse         R/W         BIT         BFh         Continuousretry.280msretrydelay           Sth         VIN_OV_FAULT_RESPONSE         Sets the VIN overvoitage arring threshold         R/W         L11         D3A0h         L14.SV           Sth         VIN_OV_FAULT_RESPONSE         Sets the VIN undervoitage arring threshold         R/W         L11         N/A         L1.1 x UVLO pin-strap setting           Sth         VIN_OV_FAULT_RESPONSE         Sets the VIN undervoitage fault threshold         R/W         L11         N/  | 4Fh                 | OT FAULT LIMIT         | Setstheover-temperaturefaultlimit                  | R/W    | L11         | EBCOh   | +120°C   |
| Solution     Sets the over-temperature faultresponse     R/W     BIT     FFh     OT_warn_LIMIT.       Solution     OT_warn_LIMIT     Sets theover-temperature warning limit     R/W     L11     EB70h     +1.0°C       Solution     OT_warn_LIMIT     Sets theover-temperature warning limit     R/W     L11     EB70h     +1.0°C       Solution     OT_warn_LIMIT     Sets the under-temperature fault response     R/W     L11     ES30h     -45°C       Solution     V_T_AULT_RESPONSE     Sets the under-temperature fault response     R/W     L11     ES30h     -45°C       Solution     V_T_AULT_RESPONSE     Sets the under-temperature fault response     R/W     L11     D3A0h     14.5V       Solution     V_T_AULT_RESPONSE     Sets the VINovervoltage fault response     R/W     L11     D360h     13.5V       Solution     Sets the VIN undervoltage fault threshold     R/W     L11     N/A     L1.4 U/L Opin-strap setting       Solution     Sets the VIN undervoltage fault threshold     R/W     L11     N/A     L1.4 U/L Opin-strap setting       Solution     Sets the VIN undervoltage fault tresponse     R/W     L1     N/A     L1.4 U/L Opin-strap setting       Solution     Sets the VIN undervoltage fault threshold     R/W     L1     N/A     U/L Opin-strap setting   <   |                     |                        |  | .,     |             |         | Output is disabled while the fault is          |
| S0h     OT_FAULT_RESPONSE     Setstheover-temperaturefaultresponse     R/W     BIT     FFh     OT_WARN_LIMIT       S1h     DT_WARN_LIMIT     Setstheover-temperaturewarninglimit     R/W     L11     EB70h     +110°C       S2h     UT_WARN_LIMIT     Setstheouder-temperaturewarninglimit     R/W     L11     EB70h     +110°C       S3h     UT_FAULT_LIMIT     Setstheunder-temperaturefaultimit     R/W     L11     E530h     -45°C       S4h     UT_FAULT_RESPONSE     Sets the under-temperature fault response     R/W     BIT     BFh     Continuousretry,280msretrydelay       S5h     VIN_OV_FAULT_RESPONSE     Sets the VIN overvoltagefaultresponse     R/W     BIT     D340h     14.5V       S6h     NIN_OV_FAULT_RESPONSE     Sets the VIN overvoltagefaultresponse     R/W     BIT     D360h     13.5V       S7h     VIN_OV_WARN_LIMIT     Sets the VIN undervoltage warning threshold     R/W     L11     D360h     13.5V       S6h     VIN_UV_WARN_LIMIT     Sets the VIN undervoltage fault response     R/W     BIT     BFh     Continuous retries, 280ms retry       S7h     VIN_UV_FAULT_RESPONSE     Sets the VIN undervoltage fault response     R/W     L11     N/A     L1x UVLO pin-strap setting       S4h     VIN_UV_FAULT_RESPONSE     Sets the VIN undervoltage fault r   |                     |                        |  |        |             |         | present. Operation resumes and the             |
| S0h       DT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       BIT       FFh       OT_WARN_LIMIT.         S1h       OT_WARN_LIMIT       Setstheover-temperaturewarninglimit       R/W       L11       EB70h       +110°C         S2h       UT_WARN_LIMIT       Setstheounder-temperaturewarninglimit       R/W       L11       DC40h       -30°C         S3h       UT_FAULT_ILMIT       Setstheounder-temperaturefaultimit       R/W       L11       DC40h       -30°C         S4h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry.280msretrydelay         S5h       VIN_OV_FAULT_LIMIT       SetstheVINovervoltagefaultthresponse       R/W       BIT       BFh       Continuousretry.280msretrydelay         S6h       VIN_OV_FAULT_RESPONSE       Sets the VIN overvoltage fault threspond       R/W       L11       D360h       13.5V         S7h       VIN_OV_WARN_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         S8h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       0.9 x VSET pin-strap setting         S9h       VIN_UV_FAULT_RESPONSE       Sets the oltage threshold<   |                     |                        |  |        |             |         | output is enabled when the                     |
| S0h       OT_FAULT_RESPONSE       Setstheover-temperaturefaultresponse       R/W       BIT       FFh       OT_WARN_LIMIT.         S1h       OT_WARN_LIMIT       Setstheover-temperaturewarninglimit       R/W       L11       EB70h       +110°C         S2h       UT_WARN_LIMIT       Setstheouder-temperaturedaultilimit       R/W       L11       DC40h       -30°C         S3h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       L11       ES30h       45°C         S4h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry.280msretrydelay         S5h       NIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaultresponse       R/W       BIT       B0h       Disable, noretry         S7h       VIN_OV_FAULT_RESPONSE       Sets the VIN overvoltage warning threshold       R/W       L11       D360h       13.5V         S8h       VIN_UV_WARN_LIMIT       threshold       R/W       L11       N/A       L1.1 vU/LO pin-strap setting         S9h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       L1.2 vU/LO pin-strap setting         S4h       VIN_UV_FAULT_RESPONSE       Sets the oltage threshold for power-good       R  |                     |                        |  |        |             |         | temperature falls below the                    |
| 51h       OT_WARN_LIMIT       Setstheover-temperaturewarninglimit       R/W       L11       EB70h       +110°C         52h       UT_WARN_LIMIT       Setstheunder-temperaturewarninglimit       R/W       L11       DC40h       -30°C         53h       UT_FAULT_LIMIT       Setstheunder-temperaturefaultimit       R/W       L11       E530h       -45°C         54h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry,280msretrydelay         55h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaulthreshold       R/W       L11       D3A0h       14.5V         56h       VIN_OV_FAULT_RESPONSE       Setsthe VINovervoltage warning threshold       R/W       L11       D360h       13.5V         57h       VIN_OV_WARN_LIMIT       Sets the VIN undervoltage warning threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         58h       VIN_UV_WARN_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         59h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         51h       UN_PAULT_RESPONSE       Sets the oltage threshold for power-good  | 50h                 | OT_FAULT_RESPONSE      | Setstheover-temperaturefaultresponse               | R/W    | BIT         | FFh     | OT_WARN_LIMIT.                                 |
| S2h       UT_WARN_LIMIT       Setstheunder-temperaturewarninglimit       R/W       L11       DC40h       -30°C         S3h       UT_FAULT_LIMIT       Setstheunder-temperature fault response       R/W       BIT       BFh       Continuousretry,280msretrydelay         S4h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry,280msretrydelay         S5h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaulthreshold       R/W       L11       D3A0h       14.5V         S6h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltage avarning threshold       R/W       L11       D360h       13.5V         S7h       VIN_UV_WARN_LIMIT       Sets the VIN undervoltage warning threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         S9h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         S9h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault response       R/W       L11       N/A       0.1 x VUC pin-strap setting         S9h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       0.9 x VSET pin-strap setting         S6h       POWER_G  | 51h                 | OT_WARN_LIMIT          | Setstheover-temperaturewarninglimit                | R/W    | L11         | EB70h   | +110°C   |
| S2h       UT_WARN_LIMIT       Setstheunder-temperaturewarninglimit       R/W       L11       DC40h       -30°C         S3h       UT_FAULT_LIMIT       Setstheunder-temperaturefaultimit       R/W       L11       ES30h       -45°C         S4h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       L11       D3A0h       14.5V         S5h       VIN_OV_FAULT_LIMIT       SetstheVINovervoltagefaulthreshold       R/W       L11       D3A0h       14.5V         S6h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltage warning threshold       R/W       L11       D360h       13.5V         S7h       VIN_OV_WARN_LIMIT       Sets the VIN undervoltage warning       R/W       L11       N/A       1.1 x UVLO pin-strap setting         S8h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         S9h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       UVLO pin-strap setting         S4h       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       L11       N/A       0.9 x VSET pin-strap setting         S6h       POWER_GOOD_ON       indication       R/W       L1   |                     |                        |  |        |             |         |  |
| 53h       UT_FAULT_LIMIT       Setts the under-temperature fault instruction and the properature fault response       R/W       L11       E530h       -45°C         54h       UT_FAULT_RESPONSE       Setts the under-temperature fault response       R/W       BIT       BFh       Continuousretry,280msretrydelay         55h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaulttresponse       R/W       BIT       B0h       Disable, noretry         57h       VIN_OV_WARN_LIMIT       Sets the VIN overvoltage warning threshold       R/W       L11       D360h       13.5V         58h       VIN_UV_WARN_LIMIT       Sets the VIN undervoltage warning threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         59h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         59h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       U/L opin-strap setting         59h       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       BIT       BFh       delay         58h       POWER_GOOD_ON       indication       R/W       L11       CA80h       Sms         60h       TON_DELAY       ri   | 52h                 | UT_WARN_LIMIT          | Setstheunder-temperaturewarninglimit               | R/W    | L11         | DC40h   | -30°C  |
| S4h       UT_FAULT_RESPONSE       Sets the under-temperature fault response       R/W       BIT       BFh       Continuousretry,280msretrydelay         S5h       VIN_OV_FAULT_LIMIT       SetstheVINovervoltagefaulthreshold       R/W       L11       D3A0h       14.5V         S6h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltage warning threshold       R/W       L11       D360h       13.5V         S7h       VIN_OV_WARN_LIMIT       Sets the VIN undervoltage warning threshold       R/W       L11       N/A       1.1 x UVL0 pin-strap setting         S8h       VIN_UV_WARN_LIMIT       threshold       R/W       L11       N/A       UVL0 pin-strap setting         S9h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVL0 pin-strap setting         S4h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       UVL0 pin-strap setting         S4h       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       BIT       BFh       delay         S4ts the delay time from enable to VOUT       R/W       L11       CA80h       Sms       Sms         60h       TON_RISE       and TON_DELAY       R/W       L11       CA80h   | 53h                 | UT_FAULT_LIMIT         | Setstheunder-temperaturefaultlimit                 | R/W    | L11         | E530h   | -45°C  |
| 55h       VIN_OV_FAULT_LIMIT       SetstheVINovervoltagefaulttreshold       R/W       L11       D3A0h       14.5V         56h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaultresponse       R/W       BIT       80h       Disable, noretry         57h       VIN_OV_WARN_LIMIT       Sets the VIN overvoltage warning threshold       R/W       L11       D360h       13.5V         58h       VIN_UV_WARN_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         59h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         58h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       L11       N/A       UVLO pin-strap setting         58h       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       BFh       delay         5Ah       VIN_UV_FAULT_RESPONSE       Sets the delay time from enable to VOUT       Continuous retries, 280ms retry         6Ah       TON_DELAY       rise       R/W       L11       CA80h       Sms         6Ah       TON_RISE       and TON_DELAY       R/W       L11       CA80h       Sms         64h   | 54h                 | UT_FAULT_RESPONSE      | Sets the under-temperature fault response          | R/W    | BIT         | BFh     | Continuousretry,280msretrydelay                |
| 56h       VIN_OV_FAULT_RESPONSE       SetstheVINovervoltagefaultresponse       R/W       BIT       80h       Disable, noretry         57h       VIN_OV_WARN_LIMIT       Sets the VIN overvoltage warning threshold       R/W       L11       D360h       13.5V         58h       VIN_UV_WARN_LIMIT       threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         58h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         59h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         5Ah       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       L16U       N/A       0.9 x VSET pin-strap setting         5Ah       VIN_UV_FAULT_RESPONSE       Sets the delay time from enable to VOUT       R/W       L16U       N/A       0.9 x VSET pin-strap setting         5Ah       TON_DELAY       rise       R/W       L11       CA80h       Sms         60h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       Sms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       Sms  | 55h                 | VIN_OV_FAULT_LIMIT     | SetstheVINovervoltagefaultthreshold                | R/W    | L11         | D3A0h   | 14.5V  |
| 57h       VIN_OV_WARN_LIMIT       Sets the VIN overvoltage warning threshold       R/W       L11       D360h       13.5V         Sets the VIN undervoltage warning       Sets the VIN undervoltage warning       R/W       L11       N/A       1.1 x UVLO pin-strap setting         S9h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         S4h       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         SAh       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       Continuous retries, 280ms retry         S4h       POWER_GOOD_ON       indication       R/W       L16U       N/A       0.9 x VSET pin-strap setting         S6h       TON_DELAY       rise       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOF_DELAY       R/W       L11   | 56h                 | VIN_OV_FAULT_RESPONSE  | SetstheVINovervoltagefaultresponse                 | R/W    | BIT         | 80h     | Disable, noretry                               |
| Sets the VIN undervoltage warning       R/W       L11       N/A       1.1 x UVLO pin-strap setting         58h       VIN_UV_FAULT_LIMIT       threshold       R/W       L11       N/A       1.1 x UVLO pin-strap setting         59h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         5Ah       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         5Ah       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       BIT       BFh       delay         5Eh       POWER_GOOD_ON       indication       R/W       L16U       N/A       0.9 x VSET pin-strap setting         60h       TON_DELAY       rise       R/W       L11       CA80h       Sms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       Sms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       Sms         65h       TOFF_FALL       and TOF_DELAY       R/W       L11       CA80h       Sms         78h       STATUS_BYTE       First byte of STATUS_WORD       R/W       L11       CA80h  | 57h                 | VIN_OV_WARN_LIMIT      | Sets the VIN overvoltage warning threshold         | R/W    | L11         | D360h   | 13.5V  |
| S8n       VIN_UV_WARN_LIMIT       threshold       R/W       L11       N/A       L1 x UVLO pin-strap setting         S9h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         SAh       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         SAh       VIN_UV_FAULT_RESPONSE       Sets the voltage threshold for power-good       R/W       L16U       N/A       0.9 x VSET pin-strap setting         SEts       POWER_GOOD_ON       indication       R/W       L11       CA80h       Sms         60h       TON_DELAY       Sets the delay time from enable to VOUT       R/W       L11       CA80h       Sms         61h       TON_RISE       and TON_DELAY       Sets the delay time from DISABLE to start       Sets the delay time from OUT after DISABLE       Sets       Sets the fail time for VOUT after DISABLE       Sms         64h       TOFF_DELAY       of VOUT fail       R/W       L11       CA80h       Sms         65h       TOFF_FALL       and TOFF_DELAY       R/W L11       CA80h       Sms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       O0h       No faults </td <td></td> <td></td> <td>Sets the VIN undervoltage warning</td> <td></td> <td></td> <td></td> <td></td>   |                     |                        | Sets the VIN undervoltage warning                  |        |             |         |  |
| S9h       VIN_UV_FAULT_LIMIT       Sets the VIN undervoltage fault threshold       R/W       L11       N/A       UVLO pin-strap setting         SAh       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         SAh       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         Sets       POWER_GOOD_ON       indication       R/W       L16U       N/A       0.9 x VSET pin-strap setting         60h       TON_DELAY       rise       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         61h       TON_F_DELAY       of VOUT after       R/W       L11       CA80h       5ms         61h       TON_F_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       O0h       No faults  | 58h                 | VIN_UV_WARN_LIMIT      | threshold  | R/W    | L11         | N/A     | 1.1 x UVLO pin-strap setting                   |
| SAh       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         SAh       VIN_UV_FAULT_RESPONSE       Sets the VIN undervoltage fault response       R/W       BIT       BFh       delay         Sets       POWER_GOOD_ON       indication       R/W       L16U       N/A       0.9 x VSET pin-strap setting         60h       TON_DELAY       rise       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         61h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_WORD       Summary of critical faults       read       BIT       00h       No faults         74h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults   | 59h                 |                        | Sets the VIN undervoltage fault threshold          | R/W    | L11         | N/A     | UVLO pin-strap setting                         |
| SAN       VIN_OUT_RUST_RESPOnse       Sets the VIN undervoltage fault response       R/W       Bit       Brn       delay         Sets       Sets the voltage threshold for power-good       N/A       0.9 x VSET pin-strap setting         5Eh       POWER_GOOD_ON       indication       R/W       L16U       N/A       0.9 x VSET pin-strap setting         60h       TON_DELAY       rise       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       Sets the delay time from DISABLE to start       6th       5ms       5ms         65h       TOFF_FAUL       and TOFF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FAUL       and TOFF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FAUL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       00h       No faults         79h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults  | <b>F</b> A <b>b</b> |                        | Cata the V/IN under rate on fourth response        | D /14/ | DIT         |         | Continuous retries, 280ms retry                |
| Sets the Voltage the voltage the fold for power-good       R/W       L16U       N/A       0.9 x VSET pin-strap setting         60h       TON_DELAY       rise       R/W       L11       CA80h       5ms         60h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       00h       No faults         79h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults  | SAN                 | VIN_UV_FAULI_RESPONSE  | Sets the veltage threshold for power good          | R/W    | BII         | BFN     | delay  |
| Sets       FlowEn_GOOD_ON       FlowEn_GOOD_ON       FlowEn_GOOD_ON       FlowEn_GOOD_ON         60h       TON_DELAY       Sets       the delay time from enable to VOUT       CA80h       5ms         60h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       00h       No faults         79h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults   | 5Eb                 | POWER GOOD ON          | indication   | D /\\/ | 11611       |         | 0.9 x V/SET pip_strap_setting                  |
| 60h       TON_DELAY       rise       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         61h       TON_RISE       and TON_DELAY       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       00h       No faults         79h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults  | SEII                | POWER_GOOD_ON          | Sets the delay time from enable to VOLIT           |        | 1100        | IN/A    |  |
| Sets     Instruction     Sets       61h     TON_RISE     and TON_DELAY     R/W     L11     CA80h     5ms       64h     TOFF_DELAY     of VOUT fall     R/W     L11     CA80h     5ms       64h     TOFF_DELAY     of VOUT fall     R/W     L11     CA80h     5ms       65h     TOFF_FALL     and TOFF_DELAY     R/W     L11     CA80h     5ms       65h     TOFF_FALL     and TOFF_DELAY     R/W     L11     CA80h     5ms       78h     STATUS_BYTE     First byte of STATUS_WORD     read     BIT     00h     No faults       79h     STATUS_VOUT     Reports VOUT warnings/faults     read     BIT     00h     No faults   | 60h                 | TON DELAY              | rise   | R/W    | 111         | CA80h   | 5ms  |
| 61h     TON_RISE     and TON_DELAY     R/W     L11     CA80h     5ms       64h     TOFF_DELAY     of VOUT fall     R/W     L11     CA80h     5ms       64h     TOFF_DELAY     of VOUT fall     R/W     L11     CA80h     5ms       65h     TOFF_FALL     and TOFF_DELAY     R/W     L11     CA80h     5ms       78h     STATUS_BYTE     First byte of STATUS_WORD     read     BIT     00h     No faults       79h     STATUS_VOUT     Reports VOUT warnings/faults     read     BIT     00h     No faults  |                     |                        | Sets the rise time of VOUT after ENABLE            | .,     |             | 0/10011 |  |
| 64h       TOFF_DELAY       Sets the delay time from DISABLE to start       A         64h       TOFF_DELAY       of VOUT fall       R/W       L11       CA80h       5ms         65h       TOFF_FALL       and TOFF_DELAY       R/W       L11       CA80h       5ms         78h       STATUS_BYTE       First byte of STATUS_WORD       read       BIT       00h       No faults         79h       STATUS_VOUT       Reports VOUT warnings/faults       read       BIT       00h       No faults  | 61h                 | TON RISE               | and TON DELAY                                      | R/W    | L11         | CA80h   | 5ms  |
| 64h     TOFF_DELAY     of VOUT fall     R/W     L11     CA80h     5ms       65h     TOFF_FALL     and TOFF_DELAY     R/W     L11     CA80h     5ms       78h     STATUS_BYTE     First byte of STATUS_WORD     read     BIT     00h     No faults       79h     STATUS_WORD     Summary of critical faults     read     BIT     00h     No faults       7Ah     STATUS_VOUT     Reports VOUT warnings/faults     read     BIT     00h     No faults   | -                   |                        | Sets the delay time from DISABLE to start          | , ·    |             |         |  |
| Sets the fall time for VOUT after DISABLE         65h       TOFF_FALL         and TOFF_DELAY       R/W         78h       STATUS_BYTE         First byte of STATUS_WORD       read         BIT       00h         No faults         79h       STATUS_WORD         Summary of critical faults       read         BIT       00h         No faults         7Ah       STATUS_VOUT   | 64h                 | TOFF_DELAY             | of VOUT fall                                       | R/W    | L11         | CA80h   | 5ms  |
| 65h     TOFF_FALL     and TOFF_DELAY     R/W     L11     CA80h     5ms       78h     STATUS_BYTE     First byte of STATUS_WORD     read     BIT     00h     No faults       79h     STATUS_WORD     Summary of critical faults     read     BIT     00h     No faults       7Ah     STATUS_VOUT     Reports VOUT warnings/faults     read     BIT     00h     No faults   |                     | -                      | Sets the fall time for VOUT after DISABLE          |        |             | -       |  |
| 78h         STATUS_BYTE         First byte of STATUS_WORD         read         BIT         00h         No faults           79h         STATUS_WORD         Summary of critical faults         read         BIT         00h         No faults           7Ah         STATUS_VOUT         Reports VOUT warnings/faults         read         BIT         00h         No faults  | 65h                 | TOFF_FALL              | and TOFF_DELAY                                     | R/W    | L11         | CA80h   | 5ms  |
| 79h         STATUS_WORD         Summary of critical faults         read         BIT         00h         No faults           7Ah         STATUS_VOUT         Reports VOUT warnings/faults         read         BIT         00h         No faults   | 78h                 | STATUS_BYTE            | First byte of STATUS_WORD                          | read   | BIT         | 00h     | No faults                                      |
| 7Ah STATUS_VOUT Reports VOUT warnings/faults read BIT 00h No faults   | 79h                 | STATUS_WORD            | Summary of critical faults                         | read   | BIT         | 00h     | No faults                                      |
|   | 7Ah                 | STATUS_VOUT            | Reports VOUT warnings/faults                       | read   | BIT         | 00h     | No faults                                      |

## PMBus<sup>™</sup> Command Summary (Continued)

|             |                          |   |                       | DATA       | DEFAULT   |                                   |
|-------------|--------------------------|---|-----------------------|------------|-----------|-----------------------------------|
| CODE        | COMMAND NAME             | DESCRIPTION   | TYPE                  | FORMAT     | VALUE     | DEFAULT SETTING                   |
| 7Bh         | STATUS_IOUT              | Reports IOUT warnings/faults                            | read                  | BIT        | 00h       | No faults                         |
| 7Ch         | STATUS_INPUT             | Reports input warnings/faults                           | read                  | BIT        | 00h       | No faults                         |
| 7Dh         | STATUS_TEMP              | Reports input warnings/faults                           | read                  | BIT        | 00h       | No faults                         |
|             |                          | Reports communication, memory, logic                    |                       |            |           |                                   |
| 7Eh         | STATUS_CML               | errors  | read                  | BIT        | 00h       | No faults                         |
| 0.01        |                          | Reports voltage monitoring/clock                        |                       | D.1-       | 0.01      |                                   |
| 80n         | STATUS_MER_SPECIFIC      | synchronization faults                                  | read                  | BII        | 00n       |                                   |
| 88n         | READ_VIN                 | Reports input voltage measurement                       | read                  | L11        | N/A       | N/A                               |
| 89n         |                          | Reports autout voltage massurement                      | read                  |            | N/A       |                                   |
| odii<br>och |                          | Peports output current measurement                      | road                  | 111        | N/A       |                                   |
| 0011        | READ_1001                | Reports internal temperature                            | Teau                  | L11        | IN/A      | IN/A                              |
| 8Dh         | READ TEMPERATURE 1       | measurement   | read                  | L11        | N/A       | N/A                               |
| -           |                          | Reports external temperature                            |                       |            |           |                                   |
| 8Eh         | READ_TEMPERATURE_2       | measurement from XTEMP pins                             | read                  | L11        | N/A       | N/A                               |
|             |                          | Reports external temperature                            |                       |            |           |                                   |
| 8Fh         | READ_TEMPERATURE_3       | measurement from VMON/TMON pin                          | read                  | L11        | N/A       | N/A                               |
| 94h         | READ_DUTY_CYCLE          | Reports actual duty cycle                               | read                  | L11        | N/A       | N/A                               |
| 95h         | READ_FREQUENCY           | Reports actual switching frequency                      | read                  | L11        | N/A       | N/A                               |
| 98h         | PMBUS_REVISION           | Reports the PMBUS revision used                         | read                  | BIT        | 22h       | P1 R1.2, P2 R1.2                  |
| 99h         | MFR_ID                   | Sets a user defined identification                      | R/W                   | ASC        | N/A       | LGA80D-00DADJJ                    |
| 9Ah         | MFR_MODEL                | Sets a user defined model                               | R/W                   | ASC        | N/A       | <null></null>                     |
| 9Bh         | MFR_REVISION             | Sets a user defined revision                            | R/W                   | ASC        | N/A       | 001                               |
| 9Ch         | MFR_LOCATION             | Sets a user defined location identifier                 | R/W                   | ASC        | N/A       | <null></null>                     |
| 9Dh         | MFR_DATE                 | Sets a user defined date                                | R/W                   | ASC        | N/A       | <null></null>                     |
| 9Eh         | MFR_SERIAL               | Sets a user defined serialized identifier               | R/W                   | ASC        | N/A       | <null></null>                     |
|             |                          |   |                       | CLIC       | 49A02D0   |                                   |
| Adh         |                          | Reports device identification information               | read                  | 005        | 0100000   |                                   |
| AEb         |                          | Poparts dovice revision information                     | road                  |            | 01000000  |                                   |
| ROh         |                          | Sets user defined data                                  |                       | 000<br>ASC | Π<br>NI/Λ |                                   |
| CEh         | MIN VOLT REG             | Sets a minimum start-un voltage                         | R/\//                 | 111        | 0000h     |                                   |
|             |                          | Sets the resistance of the input current                |                       |            | 000011    | Downslope 5 fault count 384ns     |
| D0h         | ISENSE CONFIG            | sensing resistor  | R/W                   | віт        | 420Eh     | blanking, high range              |
| D1h         | USER CONFIG              | Configures several user-level features                  | R/W                   | віт        | N/A       | Set by CFG pin-strap setting      |
|             |                          | Sets the resistance of the input current                |                       |            |           |                                   |
| D2h         | IIN_CAL_GAIN             | sensing resistor  | R/W                   | L11        | C200h     | 2mΩ                               |
|             |                          | Configures the DDC addressing and current               |                       |            |           | Set by pin-strapped PMBus™        |
| D3h         | DDC_CONFIG               | sharing   | R/W                   | BIT        | N/A       | address and CFG pin-strap setting |
| DAh         |                          | Sets the delay between PG threshold and                 | D /M                  | 111        | DAOOL     |                                   |
| D4N         | POWER_GOOD_DELAY         | Adjusts the ramp-up and ramp-down rate                  | K/ VV                 |            | BAUUN     |                                   |
| D5h         | MULTI PHASE RAMP GAIN    | by setting the feedback gain                            | R/W                   | cus        | 03h       | 3                                 |
| D6h         |                          | Sets the inductor value                                 | R/W                   | L11        | A23h      | 0.14µH                            |
|             |                          | Masks faults that cause a snapshot to be                | '                     |            | -         | · · ·                             |
| D7h         | SNAPSHOT_FAULT_MASK      | taken   | R/W                   | віт        | 00h       | No faults masked                  |
|             |                          | Configures output voltage OV/UV fault                   |                       |            |           | Low side FET off on fault, 1      |
| D8h         | OVUV_CONFIG              | detection   | R/W                   | BIT        | 00h       | violation triggers fault.         |
| D9h         | XTEMP_SCALE              | Calibrates external temperature sensor                  | R/W                   | L11        | BA00h     | 1/degree C                        |
|             |                          | Offset calibration for external temperature             | -                     |            | 0.01      |                                   |
| DAn         |                          | sensor<br>Identifies which fault limits will not accort | R/W                   | L11        | uun       | NO OTTSET                         |
| DBh         | MER SMBALERT MASK        | SALRT   | R /\//                | Custom     | 00h       |                                   |
| DCh         |                          | Sets tempco settings                                    | R/W                   | BIT        | 00h       | 0ppm/°C                           |
| DDh         | PINSTRAP READ STATUS     | Beads nin-stran settings                                | Read                  | BIT        | N/A       | Set by pin-straps                 |
| DFh         |                          | Configures the ASCR settings                            | R/W                   | BIT        | N/A       | ASCRCEG pin-strap setting         |
| E0h         | SEQUENCE                 | DDC rail sequencing configuration                       | R/W                   | BIT        | 00h       | Prequel and sequel disabled       |
| E1h         | TRACK CONFIG             | Configures voltage tracking.                            | R/W                   | віт        | 00h       | Tracking disabled                 |
|             |                          | Configures group ID, fault spreading,                   | /                     |            |           |                                   |
| E2h         | DDC_GROUP                | OPERATION and VOUT                                      | R/W                   | віт        | N/A       | Set by CFG pin-strap              |
| E4h         | DEVICE_ID                | Returns the device identifier string                    | Read                  | ASC        | TBD       | ZL8802, current revisions         |
|             | MFR_IOUT_OC_FAULT_RESP   | Configures the IOUT overcurrent fault                   |                       |            |           |                                   |
| E5h         | ONSE                     | response  | R/W                   | BIT        | 80h       | Disable, no retry                 |
| FCh         | MFR_IOUT_UC_FAULT_RESP   | Configures the IOUT undercurrent fault                  | <b>D</b> / <b>L</b> / | DUT        |           | Dischla wa watuu                  |
| E6N         | UNSE                     | response  | K/W                   | ын         | δUN       | uisable, no retry                 |
| F7b         | IOUT AVG OC FALILT LIMIT | threshold   | R/\//                 | 111        | N/A       | Set by CEG pin-strap              |

![](_page_26_Picture_0.jpeg)

#### PMBus<sup>™</sup> Command Summary (Continued)

|      |                         |   |       | DATA   | DEFAULT |                              |
|------|-------------------------|---|-------|--------|---------|------------------------------|
| CODE | COMMAND NAME            | DESCRIPTION                               | ТҮРЕ  | FORMAT | VALUE   | DEFAULT SETTING              |
|      |                         | Sets the IOUT average undercurrent fault  |       |        |         | -1* IOUT_AVG_OC_FAULT_LIMIT  |
| E8h  | IOUT_AVG_UC_FAULT_LIMIT | threshold                                 | R/W   | L11    | N/A     | from CFG pin-strap setting   |
|      |                         | Sets options pertaining to advanced       |       |        |         |                              |
| E9h  | USER_GLOBAL_CONFIG      | features                                  | R/W   | BIT    | N/A     | Set by CFG pin-strap setting |
|      |                         | 32-byte read-back of parametric and       |       |        |         |                              |
| EAh  | SNAPSHOT                | status values                             | Read  | віт    | N/A     | <null></null>                |
|      |                         | Configures fault group compatibility with |       |        |         |                              |
| F0h  | LEGACY_FAULT_GROUP      | older Intersil digital power devices      | R/W   | BIT    | 00h     | <null></null>                |
| F3h  | SNAPSHOT_CONTROL        | Snapshot feature control command          | R/W   | віт    | 00h     | N/A                          |
|      |                         | Restores device to the hard-coded default |       |        |         |                              |
| F4h  | RESTORE_FACTORY         | values                                    | Write | N/A    | N/A     | N/A                          |
|      | MFR_VMON_OV_FAULT_LIM   |   |       |        |         |                              |
| F5h  | ІТ                      | Sets the VMON overvoltage fault threshold | R/W   | L11    | C266h   | 2.4V, SPS OT trip voltage    |
|      | MFR_VMON_UV_FAULT_LIM   | Sets the VMON undervoltage fault          |       |        |         |                              |
| F6h  | IT                      | threshold                                 | R/W   | L11    | BOCCh   | 0.2V, corresponds to -50°C   |
| F7h  | MFR_READ_VMON           | Reads the VMON voltage                    | Read  | L11    | N/A     | N/A                          |
|      | VMON_OV_FAULT_RESPONS   | Configures the VMON overvoltage fault     |       |        |         |                              |
| F8h  | E                       | response                                  | R/W   | віт    | BFh     | Continuous retry             |
|      | VMON_UV_FAULT_RESPONS   | Configures the VMON undervoltage fault    |       |        |         |                              |
| F9h  | E                       | response                                  | R/W   | BIT    | BFh     | Continuous retry             |
|      |                         |   |       |        |         |                              |
| FAh  | SECURITY_LEVEL          | Reports the security level                | Read  | Hex    | 01h     | Public security level        |
| FBh  | PRIVATE_PASSWORD        | Sets the private password string          | R/W   | ASC    | 0000h   | <null></null>                |
| FCh  | PUBLIC_PASSWORD         | Sets the public password string           | R/W   | ASC    | 0000h   | <null></null>                |
| FDh  | UNPROTECT               | Identifies which commands are protected   | R/W   | Custom | FFFFh   | No commands are protected    |

# Note: For the PMBUS setting details, please contact Artesyn.

#### PMBus<sup>™</sup> Use Guidelines

The PMBus is a powerful tool that allows the user to optimize circuit performance by configuring the LGA80D for their application. When configuring the LGA80D, the LGA80D should be disabled whenever most settings are changed with PMBus commands. Some exceptions to this recommendation are OPERATION, ON\_OFF\_CONFIG,

CLEAR\_FAULTS, VOUT\_COMMAND, VOUT\_MARGIN\_HIGH, VOUT\_MARGIN\_LOW and ASCCR\_CONFIG. While the LGA80D is enabled any command can be read. Many commands do not take effect until after the LGA80D has been re-enabled, hence the recommendation that commands that change device settings are written while the LGA80D is disabled.

When sending the STORE\_DEFAULT\_ALL, STORE\_USER\_ALL, RESTORE\_DEFAULT\_ALL and RESTORE\_USER\_ALL commands, it is recommended that no other commands are sent to the device for 100ms after sending STORE or RESTORE commands.

In addition, there should be a 2ms delay between repeated READ commands sent to the same device. When sending any other command, a 5ms delay is recommended between repeated commands sent to the same device.

#### SUMMARY:

All commands can be read at any time.

Always disable the LGA80D when writing commands that change device settings. Exceptions to this rule are commands intended to be written while the LGA80D is enabled, for example, VOUT\_MARGIN\_HIGH. To be sure a change to LGA80D setting has taken effect, write the STORE\_USER\_ALL command, then cycle input power and re-enable the LGA80D.

![](_page_28_Picture_0.jpeg)

#### PMBus™ Data Formats

#### Linear-11 (L11)

L11 data format uses 5-bit two's compliment exponent (N) and 11-bit two's compliment mantissa (Y) to represent real world decimal value (X).

|   | Data Byte High |               |   |   |   | Data Byte Low |   |   |   |   |   |   |   |   |           |
|---|----------------|---------------|---|---|---|---------------|---|---|---|---|---|---|---|---|-----------|
| 7 | 6              | 5             | 4 | 3 | 2 | 1             | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|   | -              | $\overline{}$ | _ |   |   |               | _ | 7 | _ | _ | _ | _ | _ | _ | $\supset$ |

Exponent (N) Mantissa (Y)

Relation between real world decimal value (X), N and Y is:  $X = Y \cdot 2^{N}$ 

#### Linear-16 Unsigned (L16u)

L16u data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit unsigned integer mantissa (Y) to represent real world decimal value (X). Relation between real world decimal value (X), N and Y is:  $X = Y \cdot 2^{-13}$ 

#### Linear-16 Signed (L16s)

L16s data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit two's compliment mantissa (Y) to represent real world decimal value (X).

Relation between real world decimal value (X), N and Y is:  $X = Y \cdot 2^{-1.3}$ 

#### Bit Field (BIT)

Breakdown of Bit Field is provided in "PMBus™ Command Detail"

#### Custom (CUS)

Breakdown of Custom data format is provided in <u>"PMBus™ Command Detail"</u>. A combination of Bit Field and integer are common type of Custom data format.

#### ASCII (ASC)

A variable length string of text characters uses ASCII data format.

![](_page_29_Picture_0.jpeg)

#### PMBus™ Command Detail

#### PAGE (00h)

Definition: Selects Controller 0, Controller 1 or both Controllers 0 and 1 to receive commands. All commands following this command will be received and acted on by the selected controller or controllers.

Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Protectable: No Default Value: 00h (Page 0) Units: N/A

| COMMAND       |     | PAGE (00h)          |     |     |     |     |     |     |  |  |  |  |
|---------------|-----|---------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|
| Format        |     | Bit Field           |     |     |     |     |     |     |  |  |  |  |
| Bit Position  | 7   | 6                   | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |  |
| Access        | R/W | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |
| Function      |     | See Following Table |     |     |     |     |     |     |  |  |  |  |
| Default Value | 0   | 0                   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |  |  |

| BITS 7:4 | BITS 3:0 | PAGE |
|----------|----------|------|
| 0000     | 0000     | 0    |
| 0000     | 0001     | 1    |
| 1111     | 1111     | Both |

#### **OPERATION (01h)**

**Definition:** Sets Enable, Disable and V<sub>OUT</sub> Margin settings. This command can also be monitored to read the operating state of the device on bits 7:6. Writing Immediate off will turn off the output and ignore TOFF\_DELAY and TOFF\_FALL settings. This command is not stored like other PMBus commands. The value read reflects the current state of the device. When this command is written the command takes effect, but if a STORE\_USER\_ALL written and the device is reenabled, the OPERATION settings may not be the same settings that were written before the device was reenabled.

Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Protectable: Yes Default Value: OOh (immediate off) Units: N/A

| COMMAND       |             | OPERATION (01h)     |     |     |     |     |     |     |  |  |  |
|---------------|-------------|---------------------|-----|-----|-----|-----|-----|-----|--|--|--|
| Format        | Bit Field   |                     |     |     |     |     |     |     |  |  |  |
| Bit Position  | 7 6 5 4 3 2 |                     |     |     |     | 1   | 0   |     |  |  |  |
| Access        | R/W         | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |
| Function      |             | See Following Table |     |     |     |     |     |     |  |  |  |
| Default Value | 0 0 0 0 0 0 |                     |     |     |     |     |     | 0   |  |  |  |

| BITS 7:6 | BITS 5:4 | BITS 3:0<br>(NOT USED) | UNIT ON OR OFF                | MARGIN STATE |
|----------|----------|------------------------|-------------------------------|--------------|
| 00       | 00       | 0000                   | Immediate off (No sequencing) | N/A          |
| 01       | 00       | 0000                   | Soft off (With sequencing)    | N/A          |
| 10       | 00       | 0000                   | On                            | Nominal      |
| 10       | 01       | 0000                   | On                            | Margin Low   |
| 10       | 10       | 0000                   | On                            | Margin High  |

NOTE: Bit combinations not listed above may cause command errors.

#### ON\_OFF\_CONFIG (02h)

Definition: Configures the interpretation and coordination of the OPERATION command and the ENABLE pin (EN). When bit 0 is set to 1 (turn off the output immediately), the TOFF\_FALL setting is ignored.

Paged or Global: Paged

Data Length in Bytes: 1

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: 17h (ENABLE pin control, active high, turn off output immediately – no ramp down) Units: N/A

| COMMAND       |     | ON_OFF_CONFIG (02h) |     |     |     |     |     |     |  |  |  |
|---------------|-----|---------------------|-----|-----|-----|-----|-----|-----|--|--|--|
| Format        |     | Bit Field           |     |     |     |     |     |     |  |  |  |
| Bit Position  | 7   | 6                   | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |
| Access        | R/W | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |
| Function      |     | See Following Table |     |     |     |     |     |     |  |  |  |
| Default Value | 0   | 0                   | 0   | 1   | 0   | 1   | 1   | 1   |  |  |  |

|            | -   |           |  |
|------------|---|-----------|--|
| BIT NUMBER | PURPOSE   | BIT VALUE | MEANING  |
| 7:5        | Not Used  | 000       | Not used   |
|            | Sets the default to either operate any time                                       | 000       | Not used   |
| 4:2        | power is present or for the on/off to be<br>controlled by ENABLE pin or OPERATION | 101       | Device starts from ENABLE pin only.                |
|            | command   | 110       | Device starts from OPERATION command only.         |
| 1          | (Polarity of ENABLE pin - not used)   | 1         | Active high only.                                  |
| 0          | ENABLE pin action when commanding the unit  | 0         | Use the configured ramp-down settings ("soft-off") |
| 0          | to turn off   | 1         | Turn off the output immediately.                   |

#### CLEAR\_FAULTS (03h)

Definition: Clears all fault bits in all registers and releases the SALRT pin (if asserted) simultaneously. If a fault condition still exists, the bit will reassert immediately. This command will not restart a device if it has shut down, it will only clear the faults. Paged or Global: Global

Data Length in Bytes: 0 Byte

Data Format: N/A Type: Write only Protectable: Yes Default Value: N/A Units: N/A

STORE\_DEFAULT\_ALL (11h)

Definition: Stores all current PMBus<sup>™</sup> values from the operating memory into the nonvolatile DEFAULT Store memory. To clear the DEFAULT store, perform a RESTORE\_FACTORY then STORE\_DEFAULT\_ALL. To add to the DEFAULT store, perform a RESTORE\_DEFAULT\_ALL, write commands to be added, then STORE\_DEFAULT\_ALL. This command should not be used during device operation, the device will be unresponsive for 100ms while storing values.

Paged or Global: Global Data Length in Bytes: 0 Data Format: N/A Type: Write only Default Value: N/A Units: N/A

#### RESTORE\_DEFAULT\_ALL (12h)

**Definition:** Restores PMBus<sup>™</sup> settings from the nonvolatile DEFAULT store memory into the operating memory. These settings are loaded during at power-up if not superseded by settings in USER store. Security level is changed to level 1 following this command. This command should not be used during device operation, the device will be unresponsive for 100ms while storing values.

Paged or Global: Global

Data Length in Bytes: 0

Data Format: N/A

Type: Write only

Default Value: N/A

Units: N/A

#### STORE\_USER\_ALL (15h)

Definition: Stores all PMBus<sup>™</sup> settings from the operating memory to the nonvolatile USER store memory. To clear the USER store, perform a RESTORE\_FACTORY then STORE\_USER\_ALL. To add to the USER store, perform a RESTORE\_USER\_ALL, write commands to be added, then STORE\_USER\_ALL. This command should not be used during device operation, the device will be unresponsive for 100ms while storing values.

Paged or Global: Global

Data Length in Bytes: 0 Data Format: N/A

Type: Write only Default Value: N/A

Units: N/A

#### RESTORE\_USER\_ALL (16h)

Definition: Restores all PMBus<sup>™</sup> settings from the USER store memory to the operating memory. Command performed at power-up. Security level is changed to Level 1 following this command. This command should not be used during device operation, the device will be unresponsive for 100ms while restoring values.

Paged or Global: Global Data Length in Bytes: 0 Data Format: N/A Type: Write only Default Value: N/A Units: N/A

VOUT\_MODE (20H) Definition: Reports the V<sub>OUT</sub> mode and provides the exponent used in calculating several V<sub>OUT</sub> settings. Data Length in Bytes: 1 Data Format: BIT Type: Read Only Default Value: 13h (Linear Mode, Exponent = -13) Units: N/A

| COMMAND       |   | VOUT_MODE (20h)     |   |   |   |   |   |   |  |  |
|---------------|---|---------------------|---|---|---|---|---|---|--|--|
| Format        |   | Bit Field           |   |   |   |   |   |   |  |  |
| Bit Position  | 7 | 6                   | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| Access        | R | R                   | R | R | R | R | R | R |  |  |
| Function      |   | See Following Table |   |   |   |   |   |   |  |  |
| Default Value | 0 | 0 0 0 1 0 0         |   |   |   |   |   |   |  |  |

| MODE   | BITS 7:5 | BITS 4:0 (PARAMETER)   |
|--------|----------|--|
| Linear | 000      | 5-bit two's complement exponent for the mantissa delivered as the data bytes for an output<br>voltage related command. |

![](_page_33_Picture_0.jpeg)

#### VOUT\_COMMAND (21h)

Definition: This command sets or reports the target output voltage. The integer value is multiplied by 2 raised to the power of -13h. This command cannot be set to be higher than 115% of the pin-strap VSET setting, or VOUT\_MAX if VOUT\_MAX is set higher than 115% of the pin-strap VSET setting.

Paged or Global: Paged

Data Length in Bytes: 2 Data Format: Linear -16 Unsigned

Type: R/W Protectable: Yes Default Value: VSET pin-strap setting Units: Volts Equation: V<sub>OUT</sub> = VOUT\_COMMAND × 2<sup>·1.3</sup> Range: 0 to VOUT\_MAX

Example: VOUT\_COMMAND = 699Ah = 27,034 Target voltage equals 27034 × 2<sup>:13</sup> = 3.3V

| COMMAND       |     | VOUT_COMMAND (21h)                       |  |  |  |  |  |  |  |  |  |  |  |  |  |
|---------------|-----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Format        |     | Linear-16 Unsigned                       |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0       |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access        | R/W | W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Default Value |     | VSET Pin-strap Setting                   |  |  |  |  |  |  |  |  |  |  |  |  |  |

#### VOUT\_TRIM (22h)

Definition: The VOUT\_TRIM command is used to apply a fixed trim voltage to the output voltage command value. This command is typically used by the manufacturer of a power supply subassembly to calibrate a device in the subassembly circuit. The two bytes are formatted as a two's complement binary mantissa, used in conjunction with the exponent of -13h.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear -16 Signed

Type: R/W

Protectable: Yes Default Value: 0000h

Delault value.

Units: Volts

Equation: VOUT trim = VOUT\_TRIM×2<sup>13</sup> Range: ±150mV

| COMMAND       |                  | VOUT_TRIM (22h)                         |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---------------|------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Format        | Linear 16 Signed |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Bit Position  | 15               | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Access        | R/W              | R/W |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Default Value | 0                | 0                                       | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

#### VOUT\_CAL\_OFFSET (23h)

Definition: The VOUT\_CAL\_OFFSET command is used to apply a fixed offset voltage to the output voltage command value. This command is typically used by the user to calibrate a device in the application circuit. The two bytes are formatted as a two's complement binary mantissa, used in conjunction with the exponent of -13h.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear -16 Signed Type: R/W Protectable: Yes Default Value: 0000h Units: Volts Equation: V<sub>OUT</sub> calibration offset = VOUT\_CAL\_OFFSET×2<sup>-13</sup> Range: ±150mVV

| COMMAND       |                  | VOUT_CAL_OFFSET (23h)                   |   |   |   |   |   |   |   |   |   |   |   |     |   |   |
|---------------|------------------|---|---|---|---|---|---|---|---|---|---|---|---|-----|---|---|
| Format        | Linear-16 Signed |   |   |   |   |   |   |   |   |   |   |   |   |     |   |   |
| Bit Position  | 15               | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |   |   |   |   |   |   |   |   |   |   |   |     | 0 |   |
| Access        | R/W              | R/W |   |   |   |   |   |   |   |   |   |   |   | R/W |   |   |
| Default Value | 0                | 0                                       | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0   | 0 | 0 |

#### VOUT\_MAX (24h)

Definition: The VOUT\_ MAX command sets an upper limit on the output voltage the unit can command regardless of any other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output overprotection. If a VOUT\_COMMAND is sent with a value higher than VOUT\_MAX, the device will set the output voltage to VOUT\_MAX. Note that this command setting does not automatically scale with a stored VOUT\_COMMAND setting.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear -16 Unsigned Type: R/W Protectable: Yes Default Value: 1.15 x VSET pin-strap setting Units: Volts Equation: V<sub>OUT</sub> max = VOUT\_MAX × 2<sup>:13</sup> Range: OV to 5.5V

| COMMAND       |     | VOUT_MAX (24h)                            |  |  |  |  |  |  |  |  |  |  |     |  |   |  |
|---------------|-----|---|--|--|--|--|--|--|--|--|--|--|-----|--|---|--|
| Format        |     | Linear-16 Unsigned                        |  |  |  |  |  |  |  |  |  |  |     |  |   |  |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0      |  |  |  |  |  |  |  |  |  |  |     |  | 0 |  |
| Access        | R/W | 2/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R |  |  |  |  |  |  |  |  |  |  | R/W |  |   |  |
| Default Value |     | 1.15 x VSET Pin-strap Setting             |  |  |  |  |  |  |  |  |  |  |     |  |   |  |

#### VOUT\_MARGIN\_HIGH (25h)

Definition: Sets the value of the V<sub>OUT</sub> during a margin high. This VOUT\_MARGIN\_HIGH command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin High".

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-16 Unsigned

Type: R/W word

Protectable: Yes

Default Value: 1.05 x VSET pin-strap setting.

Units: V

Equation: V<sub>OUT</sub> margin high = VOUT\_MARGIN\_HIGH x 2<sup>:13</sup> Range: OV to VOUT\_MAX

| COMMAND       |     | VOUT_MARGIN_HIGH (25h)                   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|---------------|-----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Format        |     | Linear-16 Unsigned                       |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0     |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access        | R/W | /W R/W R/W R/W R/W R/W R/W R/W R/W R/W R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Default Value |     | 1.05 x VSET Pin-strap Setting            |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

#### VOUT\_MARGIN\_LOW (26h)

Definition: Sets the value of the V<sub>OUT</sub> during a margin low. This VOUT\_MARGIN\_LOW command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin Low".

| Paged or Gk               | BITS | PURPOSE                                 | VALUE    | DESCRIPTION  |
|---------------------------|------|---|----------|--|
| Data Length               | 15:8 | Not Used                                | 0        | Not used   |
| Data Format               | 7:4  | Number In Group                         | 0 to 15d | Sets the number of devices in the interleave group. A value of 0 is interpreted as 16.   |
| Type: R/W<br>Protectable: | 3:0  | Position in Group<br>(Interleave Order) | 0 to 15d | Sets position of the device's rail within the group. A value of 0 is interpreted as 16. Position 1 will have a 22.5 degree offset. |

Default Value: 0.95 x VSET pin-strap setting.

Units: V

Equation: Vout margin low = VOUT\_MARGIN\_LOW

Range: OV to VOUT\_MAX

| COMMAND       |     | VOUT_MARGIN_LOW (26h)                     |  |  |  |  |  |  |  |  |  |  |  |  |  |
|---------------|-----|---|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Format        |     | Linear-16 Unsigned                        |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0     |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access        | R/W | 2/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Default Value |     | 0.95 x VSET Pin-strap Setting             |  |  |  |  |  |  |  |  |  |  |  |  |  |
# VOUT\_TRANSITION\_RATE (27h)

Definition: This command sets the rate at which the output should change voltage when the device receives an OPERATION command (Margin High, Margin Low) that causes the output voltage to change. The maximum possible positive value of the two data bytes indicates that the device should make the transition as quickly as possible. This commanded rate does not apply when the device is commanded to turn on or to turn off.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: BAOOh (1.0V/ms) Units: V/ms Equation: VOUT\_TRANSITION\_RATE = Y×2<sup>N</sup> Range: 0.1 to 4V/ms

| COMMAND       |     |       |         |        |     |     | VOUT_T | RANSIT | ION_RA | TE (27h) |         |        |     |     |     |     |
|---------------|-----|-------|---------|--------|-----|-----|--------|--------|--------|----------|---------|--------|-----|-----|-----|-----|
| Format        |     |       |         |        |     |     |        | Line   | ar-11  |          |         |        |     |     |     |     |
| Bit Position  | 15  | 14    | 13      | 12     | 11  | 10  | 9      | 8      | 7      | 6        | 5       | 4      | 3   | 2   | 1   | 0   |
| Access        | R/W | R/W   | R/W     | R/W    | R/W | R/W | R/W    | R/W    | R/W    | R/W      | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |     | Signe | d Expon | ent, N | _   |     |        |        |        | Signe    | d Manti | ssa, Y |     |     |     |     |
| Default Value | 1   | 0     | 1       | 1      | 1   | 0   | 1      | 0      | 0      | 0        | 0       | 0      | 0   | 0   | 0   | 0   |

# VOUT\_DROOP (28h)

Definition: The VOUT\_DROOP sets the effective load line (V/I slope) for the rail in which the device is used. It is the rate, in mV/A at which the output voltage decreases with increasing output current for use with passive current sharing schemes. For devices that are set to sink output current (negative output current), the output voltage continues to increase as the output current is negative. VOUT\_DROOP is not needed with a single (2-phase)LGA80D\_VOUT\_DROOP is needed when multiple LGA80D\_sare operated in current sharing mode, i.e., 4-, 6- and 8-phase configurations. In this case, VOUT\_DROOP is calculated based on the combined output current of all phases as applicable.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: Set by CFG pin-strap setting Units: mV/A Equation: VOUT\_DROOP = Y×2<sup>N</sup> Range: 0 to 40mV/A

| COMMAND       |     |       |         |        |     |     | v      | OUT_DR | 00P (28   | h)     |         |        |     |     |     | - j |
|---------------|-----|-------|---------|--------|-----|-----|--------|--------|-----------|--------|---------|--------|-----|-----|-----|-----|
| Format        |     |       |         |        |     |     |        | Line   | ar-11     |        |         |        |     |     |     |     |
| Bit Position  | 15  | 14    | 13      | 12     | 11  | 10  | 9      | 8      | 7         | 6      | 5       | 4      | 3   | 2   | 1   | 0   |
| Access        | R/W | R/W   | R/W     | R/W    | R/W | R/W | R/W    | R/W    | R/W       | R/W    | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |     | Signe | d Expon | ent, N |     |     |        |        |           | Signe  | d Manti | ssa, Y |     |     |     |     |
| Default Value |     |       |         |        | 5   |     | Set by | CFG Pi | n-strap S | etting |         |        |     |     |     |     |

#### FREQUENCY\_SWITCH (33h)

**Definition:** Sets the switching frequency of the device. Initial default value is defined by a pin-strap and this value can be overridden by writing this command. If an external SYNC is utilized, this value should be set as close as possible to the external clock value. The output must be disabled when writing this command. Available frequencies are defined by the equation  $f_{SW} = 1.6$ MHz/n where  $12 \le n \le 80$ .

Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: SYNC pin-strap setting Units: kHz Equation: FREQUENCY\_SWITCH = Y×2<sup>N</sup> Range: 200kHz-1.33MHz

| COMMAND       |     |       |         |        |     |     | FREQ | UENCY_    | SWITCH  | (33h) |          |        |     |     |     |     |
|---------------|-----|-------|---------|--------|-----|-----|------|-----------|---------|-------|----------|--------|-----|-----|-----|-----|
| Format        |     |       |         |        |     |     |      | Linea     | ar 11   |       |          |        |     |     |     |     |
| Bit Position  | 15  | 14    | 13      | 12     | 11  | 10  | 9    | 8         | 7       | 6     | 5        | 4      | 3   | 2   | 1   | 0   |
| Access        | R/W | R/W   | R/W     | R/W    | R/W | R/W | R/W  | R/W       | R/W     | R/W   | R/W      | R/W    | R/W | R/W | R/W | R/W |
| Function      |     | Signe | d Expon | ent, N |     |     |      |           |         | Signe | ed Manti | ssa, Y |     |     |     |     |
| Default Value |     |       |         |        |     |     | SYN  | C Pin-str | apped V | alue  |          |        |     |     |     |     |

### INTERLEAVE (37h)

Definition: Configures the phase offset of a device that is sharing a common SYNC clock with other devices. A desired phase position is specified. Interleave is used for setting the phase offset between individual devices, current sharing groups, and/or combinations of devices and current sharing groups. For devices within single current sharing group the phase offset is set automatically. In a multiphase current share group the same interleave settings must be stored in all devices in the current sharing group in order to phase spread properly. Interleave Offset refers to the phase offset of Phase 0 of the device; Phase 1 is always Phase 0 + 180 degrees. INTERLEAVE Phase offset is calculated with Equation 6:

Phase Offset (in degrees) = {Rounded(Position • 16/Number)} • 22.5 (Eq. 6)

Phase offsets greater than 360 degrees are "wrapped around" by subtracting 360 degrees.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: Set by CFG pin-strap setting. Units: N/A

| COMMAND       |     |  |  |  |  |  |        | NTERLE/   | AVE (37)  | 1)     |  |  |  |  |  |
|---------------|-----|--|--|--|--|--|--------|-----------|-----------|--------|--|--|--|--|--|
| Format        |     |  |  |  |  |  |        | Bit F     | Field     |        |  |  |  |  |  |
| Bit Position  | 15  | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |  |  |  |  |        |           |           |        |  |  |  |  |  |
| Access        | R/W | N R/W  |  |  |  |  |        |           |           |        |  |  |  |  |  |
| Function      |     |  |  |  |  |  | S      | ee Follov | wing Tab  | le     |  |  |  |  |  |
| Default Value |     |  |  |  |  |  | Set by | CFG Pir   | n-strap S | etting |  |  |  |  |  |

| BITS | PURPOSE                                 | VALUE    | DESCRIPTION  |
|------|---|----------|--|
| 15:8 | Not Used                                | 0        | Not used   |
| 7:4  | Number In Group                         | 0 to 15d | Sets the number of devices in the interleave group. A value of 0 is interpreted as 16.   |
| 3:0  | Position in Group<br>(Interleave Order) | 0 to 15d | Sets position of the device's rail within the group. A value of 0 is interpreted as 16. Position 1 will have a 22.5 degree offset. |



# IOUT\_CAL\_GAIN (38h)

Definition: Sets the effective impedance across the current sense circuit for use in calculating output current at +25°C.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: B2AEh (0.67mΩ) Units: mΩ

Equation: IOUT\_CAL\_GAIN = Y×2<sup>N</sup>

| COMMAND       |     |   |         |        |   |   | 10 | UT_CAL | GAIN (3 | 8h)   |         |        |   |   |   |   |
|---------------|-----|---|---------|--------|---|---|----|--------|---------|-------|---------|--------|---|---|---|---|
| Format        |     |   |         |        |   |   |    | Line   | ar-11   |       |         |        |   |   |   |   |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0     |         |        |   |   |    |        |         |       |         |        |   |   |   |   |
| Access        | R/W | 2/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R |         |        |   |   |    |        |         |       |         |        |   |   |   |   |
| Function      |     | Signe                                     | d Expon | ent, N |   |   |    |        |         | Signe | d Manti | ssa, Y |   |   |   |   |
| Default Value | 1   | 0   | 1       | 1      | 0 | 0 | 1  | 0      | 1       | 0     | 1       | 0      | 1 | 1 | 1 | 0 |

### IOUT\_CAL\_OFFSET (39h)

Definition: Used to null out any offsets in the output current sensing circuit, and to compensate for delayed measurements of current ramp due to the current sense blanking time (see <u>"ISENSE\_CONFIG (DOh)" on page 62</u>).

Paged or Global: Paged

Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: BDOOh (-1.5A) Units: A Equation: IOUT\_CAL\_OFFSET = Y×2<sup>N</sup>

| COMMAND       |     |  |          |        |   |   | 100 | T_CAL_C | FFSET ( | 39h)  |         |        |   |   |   |   |
|---------------|-----|--|----------|--------|---|---|-----|---------|---------|-------|---------|--------|---|---|---|---|
| Format        |     |  |          |        |   |   |     | Line    | ar-11   |       |         |        |   |   |   |   |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0     |          |        |   |   |     |         |         |       |         |        |   |   |   |   |
| Access        | R/W | W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/ |          |        |   |   |     |         |         |       |         |        |   |   |   |   |
| Function      |     | Signe                                    | ed Expon | ent, N |   |   |     |         |         | Signe | d Manti | ssa, Y |   |   |   |   |
| Default Value | 1   | 0  | 1        | 1      | 1 | 1 | 0   | 1       | 0       | 0     | 0       | 0      | 0 | 0 | 0 | 0 |



VOUT\_OV\_FAULT\_LIMIT (40h)

Definition: Sets the V<sub>OUT</sub> overvoltage fault threshold. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-16 Unsigned Type: R/W Protectable: Yes Default Value: 1.10 x VSET pin-strap setting. Units: V

Equation: VOUT OV fault limit = VOUT\_OV\_FAULT\_LIMIT×2<sup>:13</sup> Range: OV to 7.99V

| COMMAND       |     |                                    |     |     |     |     | VOUT_  | OV_FAU  | LT_LIMI   | (40h)   |     |     |     |     |     |     |
|---------------|-----|------------------------------------|-----|-----|-----|-----|--------|---------|-----------|---------|-----|-----|-----|-----|-----|-----|
| Format        |     | Linear-16 Unsigned                 |     |     |     |     |        |         |           |         |     |     |     |     |     |     |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |     |        |         |           |         |     |     |     |     |     |     |
| Access        | R/W | R/W                                | R/W | R/W | R/W | R/W | R/W    | R/W     | R/W       | R/W     | R/W | R/W | R/W | R/W | R/W | R/W |
| Default Value |     |                                    |     |     |     |     | 1.10 x | VSET PI | n-strap S | Setting |     |     |     |     |     |     |

# VOUT\_OV\_FAULT\_RESPONSE (41h)

 Definition: Configures the V<sub>OUT</sub> overvoltage fault response. The retry time is the time between restart attempts.

 Paged or Global: Paged

 Data Length in Bytes: 1

 Data Format: Bit Field

 Type: R/W

 Protectable: Yes

 Default Value: 80h (shut down immediately, no retries)

 Units: Retry time = 35ms increments

 COMMAND
 VOUT\_OV\_FAULT\_RESPONSE (41h)

| Format        |     |     |     | Bit F      | Field      |     |     |     |
|---------------|-----|-----|-----|------------|------------|-----|-----|-----|
| Bit Position  | 7   | 6   | 5   | 4          | 3          | 2   | 1   | 0   |
| Access        | R/W | R/W | R/W | R/W        | R/W        | R/W | R/W | R/W |
| Function      |     |     |     | See Follow | ving Table |     |     |     |
| Default Value | 1   | 0   | 0   | 0          | 0          | 0   | 0   | 0   |

| BIT | FIELD NAME  | VALUE   | DESCRIPTION  |
|-----|---|---------|--|
|     | Response behavior, the device:  | 00-01   | Not used   |
| 7:6 | <ul> <li>Pulls SALRT low</li> <li>Sets the related fault bit in the<br/>status registers. Fault bits are<br/>only cleared by the<br/>CLEAR_FAULTS command.</li> </ul> | 10-11   | Disable and retry according to the setting in bits [5:3].  |
|     |   | 000     | No retry. The output remains disabled until the device is restarted.   |
|     |   | 001-110 | Not used   |
| 5:3 | Retry Setting   | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION<br>command or both), bias power is removed, or another fault condition causes the unit to shut<br>down. The time between the start of each attempt to restart is set by the value in bits [2:0]<br>multiplied by 35ms. |
| 2:0 | Retry Delay   | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range<br>is 35ms to 280ms.   |



### VOUT\_UV\_FAULT\_LIMIT (44h)

Definition: Sets the V<sub>OUT</sub> undervoltage fault threshold. This fault is masked during ramp, before power-good is asserted or when the device is disabled. VOUT\_UV\_FAULT\_LIMIT should be set to a value below POWER\_GOOD

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-16 Unsigned.

Type: R/W

Protectable: Yes

Default Value: 0.85 x VSET pin-strap setting.

Units: V

Equation: V<sub>OUT</sub> UV fault limit = VOUT\_UV\_FAULT\_LIMIT×2<sup>:13</sup> Range: OV to 7.99V

| COMMAND       |     |     |                                    |     |     |     | VOUT_  | UV_FAU  | LT_UMN    | r (44h) |     |     |     |     |     |     |
|---------------|-----|-----|------------------------------------|-----|-----|-----|--------|---------|-----------|---------|-----|-----|-----|-----|-----|-----|
| Format        |     |     |                                    |     |     |     | L      | near-16 | Unsigne   | sd      |     |     |     |     |     |     |
| Bit Position  | 15  | 14  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |        |         |           |         |     |     |     |     |     |     |
| Access        | R/W | R/W | R/W                                | R/W | R/W | R/W | R/W    | R/W     | R/W       | R/W     | R/W | R/W | R/W | R/W | R/W | R/W |
| Default Value |     |     |                                    |     |     |     | 0.85 x | VSET PI | n-strap 3 | Setting |     |     |     |     |     |     |

#### VOUT\_UV\_FAULT\_RESPONSE (45h)

Definition: Configures the V<sub>OUT</sub> undervoltage fault response. Note that V<sub>OUT</sub> UV faults can only occur after Power-good (PG) has been asserted. Under some circumstances this will cause the output to stay fixed below the power-good threshold indefinitely. If this behavior is undesired, use setting 80h. The retry time is the time between restart attempts.

Paged or Global: Paged Data Length in Bytes: 1

Data Format: Bit Field

Type: R/W

Protectable: Yes

# Default Value: 80h (shut down immediately, no retries)

Units: Retry time unit = 35ms

| COMMAND       |     | VOUT_UV_FAULT_RESPONSE (45h)           Bit Field           7         6         5         4         3         2         1         0           Park         P |     |            |            |     |     |     |  |  |  |  |  |  |
|---------------|-----|--|-----|------------|------------|-----|-----|-----|--|--|--|--|--|--|
| Format        |     |  |     | Bit F      | Field      |     |     |     |  |  |  |  |  |  |
| Bit Position  | 7   | 6  | 5   | 4          | 3          | 2   | 1   | 0   |  |  |  |  |  |  |
| Access        | R/W | R/W  | R/W | R/W        | R/W        | R/W | R/W | R/W |  |  |  |  |  |  |
| Function      |     |  |     | See Follow | wing Table |     |     |     |  |  |  |  |  |  |
| Default Value | 1   | 0  | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |  |  |

| BIT | FIELD NAME  | VALUE   | DESCRIPTION  |
|-----|---|---------|--|
|     | Response Behavior: the device:  | 00-01   | Not used   |
| 7:6 | <ul> <li>Pulls SALRT low</li> <li>Sets the related fault bit in the status<br/>registers. Fault bits are only cleared by<br/>the CLEAR_FAULTS command.</li> </ul> | 10-11   | Disable and Retry according to the setting in bits [5:3].  |
|     |   | 000     | No retry. The output remains disabled until the fault is cleared.  |
|     |   | 001-110 | Not used   |
| 5:3 | Retry Setting   | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or<br>OPERATION command or both), bias power is removed, or another fault condition<br>causes the unit to shut down. The time between the start of each attempt to restart is<br>set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay   | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms<br>increments. Range is 35ms to 280ms.   |



### IOUT\_OC\_FAULT\_LIMIT (46h)

Definition: Sets the I<sub>OUT</sub> peak overcurrent fault threshold. This limit is applied to current measurement samples taken after the Current Sense Blanking Time has expired (see <u>"ISENSE\_CONFIG (Doh)" on page 62</u>)). A fault occurs after this limit is exceeded for the number of consecutive samples as defined in ISENSE\_CONFIG. This feature shares the OC fault bit operation (in STATUS\_IOUT) and OC fault response with IOUT\_AVG\_OC\_FAULT\_LIMIT.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: CFG pin-strap setting Units: A Equation: IOUT\_OC\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: -100A to 100A

| COMMAND       |                                 |                       |         |        |     |     | IOUT_ | OC_FAU | т_имп | (46h) |         |        |     |     |     |     |
|---------------|---------------------------------|-----------------------|---------|--------|-----|-----|-------|--------|-------|-------|---------|--------|-----|-----|-----|-----|
| Format        |                                 |                       |         |        |     |     |       | Lines  | ar-11 |       |         |        |     |     |     |     |
| Bit Position  | 15 14 13 12 11 10 9 8 7 6 5 4 3 |                       |         |        |     |     |       |        |       |       |         | 2      | 1   | 0   |     |     |
| Access        | R/W                             | R/W                   | R/W     | R/W    | R/W | R/W | R/W   | R/W    | R/W   | R/W   | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |                                 | Signe                 | d Expon | ent, N |     |     |       |        |       | Signo | d Manti | ssa, Y |     |     |     |     |
| Default Value |                                 | CFG Pin-strap Setting |         |        |     |     |       |        |       |       |         |        |     |     |     |     |

#### IOUT\_UC\_FAULT\_LIMIT (4Bh)

Definition: Sets the I<sub>OUT</sub> valley undercurrent fault threshold. This limit is applied to current measurement samples taken after the Current Sense Blanking Time has expired. A fault occurs after this limit is exceeded for the number of consecutive sample as defined in ISENSE\_CONFIG. This feature shares the UC fault bit operation (in STATUS\_IOUT) and UC fault response with IOUT\_AVG\_UC\_FAULT\_LIMIT.

# Paged or Global: Paged

Data Length in Bytes: 2 Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: -1 \* IOUT\_OC\_FAULT\_LIMIT from CFG pin-strap setting

#### Units: A

Equation: IOUT\_OC\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: -100A to 100A

| COMMAND       |   |   |  |  |  |  | IOUT_ | UC_FAUL | т_имп        | (4Bh) |  |     |     |     |  |  |
|---------------|---|---|--|--|--|--|-------|---------|--------------|-------|--|-----|-----|-----|--|--|
| Format        |   |   |  |  |  |  |       | Line    | ar <b>11</b> |       |  |     |     |     |  |  |
| Bit Position  | 15                                      | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0               |  |  |  |  |       |         |              |       |  |     |     |     |  |  |
| Access        | R/W |   |  |  |  |  |       |         |              |       |  | R/W | R/W | R/W |  |  |
| Function      | Signed Exponent, N Signed Mantissa, Y   |   |  |  |  |  |       |         |              |       |  |     |     |     |  |  |
| Default Value |   | -1 * IOUT_OC_FAULT_LIMIT from CFG PIn-strap Setting |  |  |  |  |       |         |              |       |  |     |     |     |  |  |



# OT\_FAULT\_LIMIT (4Fh)

Definition: The OT\_FAULT\_LIMIT command sets the temperature at which the device should indicate an over-temperature fault. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: EBE8h (+125°C) Units: Celsius Equation: OT\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: 0 to 175°C

| COMMAND       |     |                                       |     |     |     |     | OT, | FAULT_ | LIMIT (4 | Fh)   |         |        |     |     |     |     |
|---------------|-----|---------------------------------------|-----|-----|-----|-----|-----|--------|----------|-------|---------|--------|-----|-----|-----|-----|
| Format        |     |                                       |     |     |     |     |     | Line   | ar 11    |       |         |        |     |     |     |     |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |     |     |        |          |       |         |        | 0   |     |     |     |
| Access        | R/W | R/W                                   | R/W | R/W | R/W | R/W | R/W | R/W    | R/W      | R/W   | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |     | Signed Exponent, N                    |     |     |     |     |     |        |          | Signo | d Manti | ssa, Y |     |     |     |     |
| Default Value | 1   | 1                                     | 1   | 0   | 1   | 0   | 1   | 1      | 1        | 1     | 1       | 0      | 1   | 0   | 0   | 0   |

# OT\_FAULT\_RESPONSE (50h)

Definition: The OT\_FAULT\_RESPONSE command instructs the device on what action to take in response to an over-temperature fault. The retry time is the time between restart attempts.

Paged or Global: Paged

Data Length in Bytes: 1

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: BFh (Continuous retries, retry delay 280ms) Units: Retry time unit = 35ms

| COMMAND       |                     |     |     | OT_FAULT_RE | SPONSE (50h) |     |     |     |  |  |  |  |
|---------------|---------------------|-----|-----|-------------|--------------|-----|-----|-----|--|--|--|--|
| Format        |                     |     |     | Bit F       | Field        |     |     |     |  |  |  |  |
| Bit Position  | 7 6 5 4 3 2 1       |     |     |             |              |     |     |     |  |  |  |  |
| Access        | R/W                 | R/W | R/W | R/W         | R/W          | R/W | R/W | R/W |  |  |  |  |
| Function      | See Following Table |     |     |             |              |     |     |     |  |  |  |  |
| Default Value | 1                   | 0   | 1   | 1           | 1            | 1   | 1   | 1   |  |  |  |  |

| BIT | FIELD NAME   | VALUE   | DESCRIPTION  |
|-----|--|---------|--|
|     | Response behavior, the device:   | 00-01   | Not used   |
|     | Pulls SALRT low  | 10      | Disable and Retry according to the setting in bits [5:3].  |
| 7:6 | <ul> <li>Sets the related fault bit in the<br/>status registers. Fault bits are<br/>only cleared by the<br/>CLEAR_FAULTS command.</li> </ul> | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled when<br>the temperature falls below the OT_WARN_LIMIT.  |
|     |  | 000     | No retry. The output remains disabled until the fault is cleared.  |
|     |  | 001-110 | Not used   |
| 5:3 | Retry Setting  | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION<br>command or both), bias power is removed, or another fault condition causes the unit to shut<br>down. A retry is attempted after the temperature fails below the OT_WARN_LIMIT. The time<br>between the start of each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay  | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range<br>is 35ms to 280ms.   |

#### OT\_WARN\_LIMIT (51h)

Definition: The OT\_WARN\_LIMIT command sets the temperature at which the device should indicate an over-temperature warning alarm. In response to the OT\_WARN\_LIMIT being exceeded, the device: Sets the TEMPERATURE bit in STATUS\_WORD, sets the OT\_WARNING bit in STATUS\_TEMPERATURE and notifies the host.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: EB70h (+110 °C) Units: Celsius Equation: OT\_WARN\_LIMIT = Y×2<sup>N</sup> Range: 0 to 175 °C

| COMMAND       |                                   |                    |     |     |     |     | OT_ | WARN | LIMIT (5 | i1h)  |         |        |     |     |     |     |
|---------------|-----------------------------------|--------------------|-----|-----|-----|-----|-----|------|----------|-------|---------|--------|-----|-----|-----|-----|
| Format        |                                   | Linear 11          |     |     |     |     |     |      |          |       |         |        |     |     |     |     |
| Bit Position  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 |                    |     |     |     |     |     |      |          |       | 1       | 0      |     |     |     |     |
| Access        | R/W                               | R/W                | R/W | R/W | R/W | R/W | R/W | R/W  | R/W      | R/W   | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |                                   | Signed Exponent, N |     |     |     |     |     |      |          | Signo | d Manti | ssa, Y |     |     |     |     |
| Default Value | 1                                 | 1                  | 1   | 0   | 1   | 0   | 1   | 1    | 0        | 1     | 1       | 1      | 0   | 0   | 0   | 0   |

#### UT\_WARN\_LIMIT (52h)

Definition: The UT\_WARN\_LIMIT command set the temperature at which the device should indicate an under-temperature warning alarm. In response to the UT\_WARN\_LIMIT being exceeded, the device: Sets the TEMPERATURE bit in STATUS\_WORD, sets the UT\_WARNING bit in STATUS\_TEMPERATURE and notifies the host.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: DC40h (-30°C) Units: Celsius Equation: UT\_WARN\_LIMIT = Y×2<sup>N</sup> Range: -55°C to +25°C

| COMMAND       |                           | UT_WARN_LIMIT (52h) |     |     |     |     |     |     |     |       |         |        |     |     |     |     |
|---------------|---------------------------|---------------------|-----|-----|-----|-----|-----|-----|-----|-------|---------|--------|-----|-----|-----|-----|
| Format        |                           | Linear11            |     |     |     |     |     |     |     |       |         |        |     |     |     |     |
| Bit Position  | 15 14 13 12 11 10 9 8 7 6 |                     |     |     |     |     |     |     |     | 5     | 4       | 3      | 2   | 1   | 0   |     |
| Access        | R/W                       | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W   | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |                           | Signed Exponent, N  |     |     |     |     |     |     |     | Signe | d Manti | ssa, Y |     |     |     |     |
| Default Value | 1                         | 1                   | 0   | 1   | 1   | 1   | 0   | 0   | 0   | 1     | 0       | 0      | 0   | 0   | 0   | 0   |



### UT\_FAULT\_LIMIT (53h)

Definition: The UT\_FAULT\_LIMIT command sets the temperature, in degrees Celsius, of the unit at which it should indicate an under-temperature fault. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: E530h (-45 ° C) Units: Celsius Equation: UT\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: -55 ° C to +25 ° C

| COMMAND       |                           |           |         |        |     |     | UT, | FAULT | LIMIT (5 | 3h)   |          |        |     |     |     |     |
|---------------|---------------------------|-----------|---------|--------|-----|-----|-----|-------|----------|-------|----------|--------|-----|-----|-----|-----|
| Format        |                           | Linear-11 |         |        |     |     |     |       |          |       |          |        |     |     |     |     |
| Bit Position  | 15 14 13 12 11 10 9 8 7 6 |           |         |        |     |     |     |       |          | 5     | 4        | 3      | 2   | 1   | 0   |     |
| Access        | R/W                       | R/W       | R/W     | R/W    | R/W | R/W | R/W | R/W   | R/W      | R/W   | R/W      | R/W    | R/W | R/W | R/W | R/W |
| Function      |                           | Signe     | d Expon | ent, N |     |     |     |       |          | Signo | ed Manti | ssa, Y |     |     |     |     |
| Default Value | 1                         | 1         | 1       | 0      | 0   | 1   | 0   | 1     | 0        | 0     | 1        | 1      | 0   | 0   | 0   | 0   |

### UT\_FAULT\_RESPONSE (54h)

Definition: Configures the under-temperature fault response as defined by the table below. The retry time is the time between restart attempts.

Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: R/W

type. H/ W

Protectable: Yes Default Value: BFh (Continuous retries, 280ms retry delay)

Units: Retry time unit = 35ms

| COMMAND       |                     |     |     | UT_FAULT_RES | SPONSE (54h) |     |     |     |  |  |  |  |
|---------------|---------------------|-----|-----|--------------|--------------|-----|-----|-----|--|--|--|--|
| Format        |                     |     |     | Bit F        | Field        |     |     |     |  |  |  |  |
| Bit Position  | 7 6 5 4 3 2 1       |     |     |              |              |     |     |     |  |  |  |  |
| Access        | R/W                 | R/W | R/W | R/W          | R/W          | R/W | R/W | R/W |  |  |  |  |
| Function      | See Following Table |     |     |              |              |     |     |     |  |  |  |  |
| Default Value | 1                   | 0   | 1   | 1            | 1            | 1   | 1   | 1   |  |  |  |  |

| BIT | FIELD NAME  | VALUE   | DESCRIPTION  |
|-----|---|---------|--|
|     | Response behavior, the device:  | 00-01   | Not used   |
| 76  | Pulls SALRT low   | 10      | Disable and Retry according to the setting in bits [5:3].  |
|     | <ul> <li>Sets the related fault of in the status<br/>registers. Fault bits are only cleared<br/>by the CLEAR_FAULTS command.</li> </ul> | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled when<br>the temperature rises above the UT_WARN_LIMIT.  |
|     |   | 000     | No retry. The output remains disabled until the device is restarted.   |
|     |   | 001-110 | Not used   |
| 5:3 | Retry Setting   | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION<br>command or both), bias power is removed, or another fault condition causes the unit to shut<br>down. A retry is attempted after the temperature rises above UT_WARN_LIMIT. The time<br>between the start of each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay   | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range<br>is 35ms to 280ms.   |



VIN\_OV\_FAULT\_LIMIT (55h)

Definition: Sets the V<sub>IN</sub> overvoltage fault threshold. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: D380h (14V) Units: V Equation: VIN\_OV\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: 0 to 19V

| COMMAND       |     |   |   |   |   |   | VIN_C | W_FAUL | T_LIMIT | (55h) |   |   |     |   |   |   |
|---------------|-----|---|---|---|---|---|-------|--------|---------|-------|---|---|-----|---|---|---|
| Format        |     | Linear-11                               |   |   |   |   |       |        |         |       |   |   |     |   |   |   |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0    |   |   |   |   |       |        |         |       |   |   |     |   |   |   |
| Access        | R/W | R/W |   |   |   |   |       |        |         |       |   |   | R/W |   |   |   |
| Function      |     | Signed Exponent, N Signed Mantissa, Y   |   |   |   |   |       |        |         |       |   |   |     |   |   |   |
| Default Value | 1   | 1                                       | 0 | 1 | 0 | 0 | 1     | 1      | 1       | 0     | 0 | 0 | 0   | 0 | 0 | 0 |

### VIN\_OV\_FAULT\_RESPONSE (56h)

Definition: Configures the V<sub>IN</sub> overvoltage fault response as defined by the table below. Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Protectable: Yes Default Value: 80h (Disable, no retry) Units: N/A

| COMMAND       |     | VIN_OV_FAULT_RESPONSE (56h)           Bit Field           7         6         5         4         3         2         1         0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W |     |            |            |     |     |     |  |  |  |  |  |  |  |
|---------------|-----|---|-----|------------|------------|-----|-----|-----|--|--|--|--|--|--|--|
| Format        |     |   |     | Bit        | Field      |     |     |     |  |  |  |  |  |  |  |
| Bit Position  | 7   | 7 6 5 4 3 2 1 0   |     |            |            |     |     |     |  |  |  |  |  |  |  |
| Access        | R/W | R/W   | R/W | R/W        | R/W        | R/W | R/W | R/W |  |  |  |  |  |  |  |
| Function      |     |   |     | See Follow | ving Table |     |     |     |  |  |  |  |  |  |  |
| Default Value | 1   | 0   | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |  |  |  |

| BIT | FIELD NAME   | VALUE   | DESCRIPTION   |
|-----|--|---------|---|
|     | Response behavior, the device:   | 00-01   | Not used  |
|     | <ul> <li>Pulls SALRT low</li> </ul>  | 10      | Disable and Retry according to the setting in bits [5:3].   |
| 7:6 | <ul> <li>Sets the related fault bit in the<br/>status registers. Fault bits are<br/>only cleared by the<br/>CLEAR_FAULTS command.</li> </ul> | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled when<br>VIN fails below the VIN_OV_WARN_LIMIT.   |
|     |  | 000     | No retry. The output remains disabled until the fault is cleared.   |
|     |  | 001-110 | Not used  |
| 5:3 | Retry Setting  | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION<br>command or both), bias power is removed, or another fault condition causes the unit to shut<br>down. A retry is attempted after the output fails below the VIN_OV_WARN_LIMIT. The time<br>between the start of each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay  | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range<br>is 35ms to 280ms.  |



### VIN\_OV\_WARN\_LIMIT (57h)

Definition: Sets the V<sub>IN</sub> overvoltage warning threshold as defined by the table below. In response to the OV\_WARN\_LIMIT being exceeded, the device: Sets the NONE OF THE ABOVE and INPUT bits in STATUS\_WORD, sets the VIN\_OV\_WARNING bit in STATUS\_INPUT and notifies the host.

Paged or Global: Global

Data Length in Bytes: 2

Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: D360h (13.5V) Units: V Equation: VIN\_OV\_FAULT\_LIMIT = Y×2<sup>N</sup>

Range: 0 to 19V

| COMMAND       |     |  |   |   |   |   | VIN_0 | V_WAR | N_LIMIT | (57h) |   |   |   |   |   |   |
|---------------|-----|--|---|---|---|---|-------|-------|---------|-------|---|---|---|---|---|---|
| Format        |     |  |   |   |   |   |       | Lines | ar-11   |       |   |   |   |   |   |   |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0       |   |   |   |   |       |       |         |       |   |   |   |   |   |   |
| Access        | R/W | W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/ |   |   |   |   |       |       |         |       |   |   |   |   |   |   |
| Function      |     | Signed Exponent, N Signed Mantissa, Y    |   |   |   |   |       |       |         |       |   |   |   |   |   |   |
| Default Value | 1   | 1  | 0 | 1 | 0 | 0 | 1     | 1     | 0       | 1     | 1 | 0 | 0 | 0 | 0 | 0 |

### VIN\_UV\_WARN\_LIMIT (58h)

Definition: Sets the VIN undervoltage warning threshold. If a VIN\_UV\_FAULT occurs, the input voltage must rise above VIN\_UV\_WARN\_LIMIT to clear the fault, which provides hysteresis to the fault threshold. In response to the UV\_WARN\_LIMIT being exceeded, the device: Sets the NONE OF THE ABOVE and INPUT bits in STATUS\_WORD, Sets the VIN\_UV\_WARNING bit in STATUS\_INPUT, and notifies the host.

Paged or Global: Global

Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: 1.10 x UVLO pin-strap setting

Units: V Equation: VIN\_UV\_WARN\_LIMIT = Y×2<sup>N</sup>

Range: 0 to 19V

| COMMAND       |     |   |  |  |  |  | VIN_U  | V_WAR   | N_LIMIT | (58h)   |  |  |  |  |  |  |
|---------------|-----|---|--|--|--|--|--------|---------|---------|---------|--|--|--|--|--|--|
| Format        |     |   |  |  |  |  |        | Lines   | ar:11   |         |  |  |  |  |  |  |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  |  |  |  |  |        |         |         |         |  |  |  |  |  |  |
| Access        | R/W | V R/W   |  |  |  |  |        |         |         |         |  |  |  |  |  |  |
| Function      |     | N/W         N/W |  |  |  |  |        |         |         |         |  |  |  |  |  |  |
| Default Value |     |   |  |  |  |  | 1.10 x | UVLO PI | n-strap | Setting |  |  |  |  |  |  |



VIN\_UV\_FAULT\_LIMIT (59h)

Definition: Sets the V<sub>IN</sub> undervoltage fault threshold. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: UVLO pin-strap setting Units: V Equation: VIN\_UV\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: 0 to 19V

| COMMAND       |     |   |         |        |  |  | VIN_U | IV_FAUL   | T_UMIT  | (59h) |         |        |  |  |  |  |
|---------------|-----|---|---------|--------|--|--|-------|-----------|---------|-------|---------|--------|--|--|--|--|
| Format        |     |   |         |        |  |  |       | Line      | ar:11   |       |         |        |  |  |  |  |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0        |         |        |  |  |       |           |         |       |         |        |  |  |  |  |
| Access        | R/W | N R/W |         |        |  |  |       |           |         |       |         |        |  |  |  |  |
| Function      |     | Signe                                     | d Expon | ent, N |  |  |       |           |         | Signe | d Manti | ssa, Y |  |  |  |  |
| Default Value |     |   |         |        |  |  | UVL   | 0 pin-str | apped v | alue  |         |        |  |  |  |  |

# VIN\_UV\_FAULT\_RESPONSE (5Ah)

Definition: Configures the VIN undervoltage fault response as defined by the table below. The retry time is the time between restart attempts.

Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: R/W

Type: H/ W

Protectable: Yes Default Value: BFh (continuous retries, 280ms retry delay)

Units: Retry time unit = 35ms

| COMMAND       |     |                 | v   | N_UV_FAULT_F | RESPONSE (6A | h)  |     |     |  |  |  |  |  |  |
|---------------|-----|-----------------|-----|--------------|--------------|-----|-----|-----|--|--|--|--|--|--|
| Format        |     |                 |     | Bit F        | Field        |     |     |     |  |  |  |  |  |  |
| Bit Position  | 7   | 7 6 5 4 3 2 1 0 |     |              |              |     |     |     |  |  |  |  |  |  |
| Access        | R/W | R/W             | R/W | R/W          | R/W          | R/W | R/W | R/W |  |  |  |  |  |  |
| Function      |     |                 |     | See Follow   | ving Table   |     |     |     |  |  |  |  |  |  |
| Default Value | 1   | 0               | 0   | 0            | 0            | 0   | 0   | 0   |  |  |  |  |  |  |

| BIT | FIELD NAME   | VALUE   | DESCRIPTION  |
|-----|--|---------|--|
|     | Response behavior, the device:   | 00-01   | Not used   |
| 7:6 | Pulls SALRT low     Sets the selected fault bit in the status          | 10      | Disable and retry according to the setting in bits [5:3].  |
|     | registers. Fault bits are only cleared<br>by the CLEAR_FAULTS command. | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled when $V_{IN}$ rises above the VIN_UV_WARN_LIMIT.  |
|     |  | 000     | No retry. The output remains disabled until the fault is cleared.  |
|     |  | 001-110 | Not used   |
| 5:3 | Retry Setting  | 111     | Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION<br>command or both), bias power is removed, or another fault condition causes the unit to shut<br>down. A retry is attempted after the input voltage rises above the VIN_UV_WARN_LIMIT. The time<br>between the start of each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay  | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range<br>is 35ms to 280ms.   |



### POWER\_GOOD\_ON (5Eh)

Definition: Sets the voltage threshold for power-good indication. Power-good asserts when the output voltage exceeds POWER\_GOOD\_ON and deasserts when the output voltage is less than VOUT\_UV\_FAULT\_LIMIT. POWER\_GOOD\_ON should be set to a value above VOUT\_UV\_FAULT\_LIMIT.

# Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-16 Unsigned

# Type: R/W

Protectable: Yes

Default Value: 0.9 x VSET pin-strap setting.

Units: V

| COMMAND       |     |                                    |     |     |     |     | POW   | ER_GOO   | DD_ON (  | 5Eh)   |     |     |     |     |     |     |
|---------------|-----|------------------------------------|-----|-----|-----|-----|-------|----------|----------|--------|-----|-----|-----|-----|-----|-----|
| Format        |     | Linear-16 Unsigned                 |     |     |     |     |       |          |          |        |     |     |     |     |     |     |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |     |       |          |          |        |     |     |     |     |     |     |
| Access        | R/W | R/W                                | R/W | R/W | R/W | R/W | R/W   | R/W      | R/W      | R/W    | R/W | R/W | R/W | R/W | R/W | R/W |
| Default Value |     |                                    |     |     |     |     | 0.9 x | VSET Pir | istrap S | etting |     |     |     |     |     |     |

### TON\_DELAY (60h)

Definition: Sets the delay time from when the device is enabled to the start of V<sub>OUT</sub> rise. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: CA80h (5ms) Units: ms Equation: TON\_DELAY = Y×2<sup>N</sup> Range: 0 to 5 seconds

| COMMAND       |     |  |     |     |     |     | т   | ON_DEL | AY (60h | )   |     |     |     |     |     |     |
|---------------|-----|--|-----|-----|-----|-----|-----|--------|---------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     |  |     |     |     |     |     | Linea  | ar-11   |     |     |     |     |     |     |     |
| Bit Position  | 15  | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |     |     |     |     |     |        |         |     |     |     |     |     |     |     |
| Access        | R/W | R/W  | R/W | R/W | R/W | R/W | R/W | R/W    | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | Signed Exponent, N Signed Mantissa, Y  |     |     |     |     |     |        |         |     |     |     |     |     |     |     |
| Default Value | 1   | 1  | 0   | 0   | 1   | 0   | 1   | 0      | 1       | 0   | 0   | 0   | 0   | 0   | 0   | 0   |



### TON\_RISE (61h)

Definition: Sets the rise time of VOUT after ENABLE and TON\_DELAY for single and dual channel operation. To adjust the rise time in 4-, 6- or 8-phase operation, use MULTI\_PHASE\_RAMP\_GAIN (D5h).

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: CA80h (5ms)

Units: ms

Equation: TON\_RISE = Y×2<sup>N</sup>

Range: 0 to 100ms. Although values can be set below 0.50ms, rise time accuracy cannot be guaranteed. In addition, short rise times may cause excessive input and output currents to flow, thus triggering overcurrent faults at start-up.

| COMMAND       |     |   |         |        |   |   |   | TON_RI | SE (61h) |       |         |        |   |   |   |   |
|---------------|-----|---|---------|--------|---|---|---|--------|----------|-------|---------|--------|---|---|---|---|
| Format        |     |   |         |        |   |   |   | Linea  | ar:11    |       |         |        |   |   |   |   |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  |         |        |   |   |   |        |          |       |         |        |   |   |   |   |
| Access        | R/W | N         R/W         R/W |         |        |   |   |   |        |          |       |         |        |   |   |   |   |
| Function      |     | Signe   | d Expon | ent, N |   |   |   |        |          | Signo | d Manti | ssa, Y |   |   |   |   |
| Default Value | 1   | 1   | 0       | 0      | 1 | 0 | 1 | 0      | 1        | 0     | 0       | 0      | 0 | 0 | 0 | 0 |

### TOFF\_DELAY (64h)

Definition: Sets the delay time from DISABLE to start of VOUT fall. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: CA80h (5ms) Units: ms Equation: TON\_DELAY = Y×2<sup>N</sup> Rangle: 0 to 5 seconds

| COMMAND       |     |   |         |        |   |   | т | OFF_DEI | LAY (64) | \$    |         |        |   |   |   |   |
|---------------|-----|---|---------|--------|---|---|---|---------|----------|-------|---------|--------|---|---|---|---|
| Format        |     |   |         |        |   |   |   | Linea   | ar-11    |       |         |        |   |   |   |   |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0        |         |        |   |   |   |         |          |       |         |        |   |   |   |   |
| Access        | R/W | N R/W |         |        |   |   |   |         |          |       |         |        |   |   |   |   |
| Function      |     | Signe                                     | d Expon | ent, N |   |   |   |         |          | Signe | d Manti | ssa, Y |   |   |   |   |
| Default Value | 1   | 1   | 0       | 0      | 1 | 0 | 1 | 0       | 1        | 0     | 0       | 0      | 0 | 0 | 0 | 0 |

### TOFF\_FALL (65h)

Definition: Sets the fall time for V<sub>OUT</sub> after DISABLE and TOFF\_DELAY. This setting is only valid in single or 2-phase operation. Setting the TOFF\_FALL to values less than 0.5ms will cause the LGABOD to turn-off both the high and low-side FETs (or disable the DrMOS device) immediately after the expiration of the TOFF\_DELAY time. In 4-, 6- or 8-phase operation, the LGABOD will always turn-off both the high and low-side FETs (or disable the DrMOS device) immediately after the expiration of the TOFF\_DELAY time.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: CA80h (5ms) Units: ms Equation: TOFF\_FALL = Y×2<sup>N</sup>

Range: 0 to 100ms. Values less than 0.5ms will cause the LGABOD to tri-state the PWM signal (turn-off both the high and low-side FETs) immediately after the expiration of the TOFF\_DELAY time.

| COMMAND       |     |       |         |        |     |     | 1       | TOFF_FA    | LL (65h | )     |         |        |           |      |         |     |
|---------------|-----|-------|---------|--------|-----|-----|---------|------------|---------|-------|---------|--------|-----------|------|---------|-----|
| Format        |     |       | 1       | 1      | 20  |     | 0.5     | Line       | ar-11   |       |         |        | 20        |      |         |     |
| Bit Position  | 15  | 14    | 13      | 12     | 11  | 10  | 9       | 8          | 7       | 6     | 5       | 4      | 3         | 2    | 1       | 0   |
| Access        | R/W | R/W   | R/W     | R/W    | R/W | R/W | R/W     | R/W        | R/W     | R/W   | R/W     | R/W    | R/W       | R/W  | R/W     | R/W |
| Function      |     | Signe | d Expon | ent, N |     |     | 200<br> | 30-<br>19- |         | Signe | d Manti | 95a, Y | 18.<br>22 | C.v. | 30-<br> |     |
| Default Value | 1   | 1     | 0       | 0      | 1   | 0   | 1       | 0          | 1       | 0     | 0       | 0      | 0         | 0    | 0       | 0   |

### STATUS\_BYTE (78h)

Definition: The STATUS\_WORD command returns two bytes of information with a summary of the unit's fault condition. Based on the information in these bytes, the host can get more information by reading the appropriate status registers. The low byte of the STATUS\_WORD is the same register as the STATUS\_BYTE (78h) command.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Bit Field

Type: Read Only

Protectable: No

Default Value: 00h

| COMMAND       | STATUS_BYTE (78h) |                     |   |   |   |   |   |   |
|---------------|-------------------|---------------------|---|---|---|---|---|---|
| Format        |                   | Bit Field           |   |   |   |   |   |   |
| Bit Position  | 7                 | 6                   | 5 | 4 | 3 | 2 | 1 | 0 |
| Access        | R                 | R                   | R | R | R | R | R | R |
| Function      |                   | See Following Table |   |   |   |   |   |   |
| Default Value | 0                 | 0 0 0 0 0 0 0       |   |   |   |   |   |   |

| BIT NUMBER | STATUS BIT<br>NAME | MEANING   |
|------------|--------------------|---|
| 7          | BUSY               | A fault was declared because the device was busy and unable to respond.   |
| 6          | OFF                | This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being<br>enabled. |
| 5          | VOUT_OV_FAULT      | An output overvoltage fault has occurred.   |
| 4          | IOUT_OC_FAULT      | An output overcurrent fault has occurred.   |
| 3          | VIN_UV_FAULT       | An input undervoltage fault has occurred.   |
| 2          | TEMPERATURE        | A temperature fault or warning has occurred.  |
| 1          | CML                | A communications, memory or logic fault has occurred.   |
| 0          | None of the above  | A fault other than the faults listed in bits 7:1 above has occurred. The source of the fault will be in bits 15:8 of the STATUS_WORD    |

### STATUS\_WORD (79h)

Definition: The STATUS\_WORD command returns two bytes of information with a summary of the unit's fault condition. Based on the information in these bytes, the host can get more information by reading the appropriate status registers. The low byte of the STATUS\_WORD is the same register as the STATUS\_BYTE (78h) command.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Bit Field Type: Read Only Protectable: No Default Value: 0000h Units: N/A

| COMMAND       |    | STATUS_WORD (79h)             |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------------|----|-------------------------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Format        |    | Bit Field                     |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Bit Position  | 15 | 14                            | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access        | R  | 2 R R R R R R R R R R R R R R |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Function      |    | See Following Table           |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default Value | 0  | 0                             | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | STATUS BIT NAME   | MEANING   |  |  |
|------------|-------------------|---|--|--|
| 15         | VOUT              | An output voltage fault or warning has occurred.  |  |  |
| 14         | IOUT              | An output current fault has occurred.   |  |  |
| 13         | INPUT             | An input voltage fault or warning has occurred.   |  |  |
| 12         | MFG_SPECIFIC      | A manufacturer specific fault or warning has occurred.  |  |  |
| 11         | POWER_GOOD #      | The POWER_GOOD signal, if present, is negated. (Note 15)  |  |  |
| 10         | NOT USED          | Not used  |  |  |
| 9          | OTHER             | A bit in STATUS_VOUT, STATUS_JOUT, STATUS_INPUT,<br>STATUS_TEMPERATURE, STATUS_CML, or STATUS_MFR_SPECIFIC i<br>set.                    |  |  |
| 8          | Not Used          | Not used  |  |  |
| 7          | BUSY              | A fault was declared because the device was busy and unable to<br>respond.  |  |  |
| 6          | OFF               | This bit is asserted if the unit is not providing power to the output,<br>regardless of the reason, including simply not being enabled. |  |  |
| 5          | VOUT_OV_FAULT     | An output overvoltage fault has occurred.   |  |  |
| 4          | IOUT_OC_FAULT     | An output overcurrent fault has occurred.   |  |  |
| 3          | VIN_UV_FAULT      | An input undervoltage fault has occurred.   |  |  |
| 2          | TEMPERATURE       | A temperature fault or warning has occurred.  |  |  |
| 1          | CML               | A communications, memory or logic fault has occurred.   |  |  |
| 0          | None of the above | A fault other than the faults listed in bits 7:1 above has occurred. The<br>source of the fault will be in bits 15:8 of the STATUS_WORD |  |  |

NOTE:

15. If the POWER\_GOOD# bit is set, this indicates that the POWER\_GOOD signal, if present, is signaling that the output power is not good.



# STATUS\_VOUT (7Ah)

Definition: The STATUS\_VOUT command returns one data byte with the status of the output voltage. Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: Read Only Protectable: No Default Value: OOh Units: N/A

| COMMAND       |   | STATUS_VOUT (7Ah)   |   |   |   |   |   |   |
|---------------|---|---------------------|---|---|---|---|---|---|
| Format        |   | Bit Field           |   |   |   |   |   |   |
| Bit Position  | 7 | 6                   | 5 | 4 | 3 | 2 | 1 | 0 |
| Access        | R | R                   | R | R | R | R | R | R |
| Function      |   | See Following Table |   |   |   |   |   |   |
| Default Value | 0 | 0 0 0 0 0 0 0       |   |   |   |   |   | 0 |

| BIT NUMBER | STATUS BIT NAME | MEANING                                 |  |  |
|------------|-----------------|---|--|--|
| 7          | VOUT_OV_FAULT   | Indicates an output overvoltage fault.  |  |  |
| 6          | VOUT_OV_WARNING | Not used                                |  |  |
| 5          | VOUT_UV_WARNING | Not used                                |  |  |
| 4          | VOUT_UV_FAULT   | Indicates an output undervoltage fault. |  |  |
| 3:0        | Not Used        | Not used                                |  |  |

# STATUS\_IOUT (7Bh)

Definition: The STATUS\_IOUT command returns one data byte with the status of the output current.

Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: Read Only Protectable: No Default Value: OOh Units: N/A

| COMMAND       |   | STATUS_JOUT (7Bh)   |   |   |   |   |   |   |
|---------------|---|---------------------|---|---|---|---|---|---|
| Format        |   | Bit Field           |   |   |   |   |   |   |
| Bit Position  | 7 | 7 6 5 4 3 2 1 0     |   |   |   |   | 0 |   |
| Access        | R | R                   | R | R | R | R | R | R |
| Function      |   | See Following Table |   |   |   |   |   |   |
| Default Value | 0 | 0 0 0 0 0 0 0       |   |   |   |   | 0 |   |

| BIT NUMBER | STATUS BIT NAME | MEANING                                    |
|------------|-----------------|--|
| 7          | IOUT_OC_FAULT   | An output overcurrent fault has occurred.  |
| 6          | Not Used        | Not used                                   |
| 5          | Not Used        | Not used                                   |
| 4          | IOUT_UC_FAULT   | An output undercurrent fault has occurred. |
| 3:0        | Not Used        | Not used                                   |



# STATUS\_INPUT (7Ch)

Definition: The STATUS\_INPUT command returns input voltage and input current status information. Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: Read-only Protectable: No Default Value: 00h Units: N/A

| COMMAND       |   | STATUS_INPUT (7Ch)  |   |   |   |   |   |   |  |
|---------------|---|---------------------|---|---|---|---|---|---|--|
| Format        |   | Bit Field           |   |   |   |   |   |   |  |
| Bit Position  | 7 | 6                   | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Access        | R | R                   | R | R | R | R | R | R |  |
| Function      |   | See Following Table |   |   |   |   |   |   |  |
| Default Value | 0 | 0 0 0 0 0 0 0       |   |   |   |   |   | 0 |  |

| BIT NUMBER | STATUS BIT NAME | MEANING                                     |
|------------|-----------------|---|
| 7          | VIN_OV_FAULT    | An input overvoltage fault has occurred.    |
| 6          | VIN_OV_WARNING  | An input overvoltage warning has occurred.  |
| 5          | VIN_UV_WARNING  | An input undervoltage warning has occurred. |
| 4          | VIN_UV_FAULT    | An input undervoltage fault has occurred.   |
| 3:0        | Not Used        | Not used                                    |

# STATUS\_TEMPERATURE (7Dh)

Definition: The STATUS\_TEMPERATURE command returns one byte of information with a summary of any temperature related faults or warnings.

Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: Read-only Protectable: No Default Value: OOh Units: N/A

| COMMAND       |   | STATUS_TEMP (7Dh)   |   |   |   |   |   |   |
|---------------|---|---------------------|---|---|---|---|---|---|
| Format        |   | Bit Field           |   |   |   |   |   |   |
| Bit Position  | 7 | 7 6 5 4 3 2 1 0     |   |   |   |   |   | 0 |
| Access        | R | R                   | R | R | R | R | R | R |
| Function      |   | See Following Table |   |   |   |   |   |   |
| Default Value | 0 | 0 0 0 0 0 0 0       |   |   |   |   |   |   |

| BIT NUMBER | STATUS BIT NAME | MEANING                                    |
|------------|-----------------|--|
| 7          | OT_FAULT        | An over-temperature fault has occurred.    |
| 6          | OT_WARNING      | An over-temperature warning has occurred.  |
| 5          | UT_WARNING      | An under-temperature warning has occurred. |
| 4          | UT_FAULT        | An under-temperature fault has occurred.   |
| 3:0        | Not Used        | Not used                                   |



### STATUS\_CML (7Eh)

Definition: The STATUS\_WORD command returns one byte of information with a summary of any communications, logic and/or memory errors. Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: Read Only Protectable: No Default Value: OOh Units: N/A

| COMMAND       |   |   |   | STATUS_C   | :ML (7Eh)  |   |   |   |
|---------------|---|---|---|------------|------------|---|---|---|
| Format        |   |   |   | Bit        | Field      |   |   |   |
| Bit Position  | 7 | 6 | 5 | 4          | 3          | 2 | 1 | 0 |
| Access        | R | R | R | R          | R          | R | R | R |
| Function      |   |   |   | See Follow | wing Table |   |   |   |
| Default Value | 0 | 0 | 0 | 0          | 0          | 0 | 0 | 0 |

| BIT NUMBER | MEANING   |
|------------|---|
| 7          | Invalid or unsupported PMBus <sup>1M</sup> command was received.  |
| 6          | The PMBus <sup>114</sup> command was sent with invalid or unsupported data.   |
| 5          | A packet error was detected in the PMBus <sup>19</sup> command.   |
| 4:2        | Not used  |
| 1          | A PMBus <sup>re</sup> command tried to write to a read-only or protected command, or a communication fault other than the ones listed in this table has occurred. |
| 0          | Not used  |



# STATUS\_MFR\_SPECIFIC (80h)

Definition: The STATUS\_MFR\_SPECIFIC command returns one byte of information providing the status of the device's voltage monitoring and clock synchronization faults. Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: Read Only Protectable: No Default Value: OCh Units: N/A

| COMMAND       |   | STATUS_MFR_SPECIFIC (80h)           Bit Field           7         6         5         4         3         2         1         0           P |   |            |            |   |   |   |  |  |  |  |  |  |  |
|---------------|---|---|---|------------|------------|---|---|---|--|--|--|--|--|--|--|
| Format        |   |   |   | Bit        | Field      |   |   |   |  |  |  |  |  |  |  |
| Bit Position  | 7 | 6   | 5 | 4          | 3          | 2 | 1 | 0 |  |  |  |  |  |  |  |
| Access        | R | R   | R | R          | R          | R | R | R |  |  |  |  |  |  |  |
| Function      |   |   |   | See Follow | wing Table |   |   |   |  |  |  |  |  |  |  |
| Default Value | 0 | 0   | 0 | 0          | 0          | 0 | 0 | 0 |  |  |  |  |  |  |  |

| BIT | FIELD NAME                      | MEANING   |
|-----|---------------------------------|---|
| 7   | Not Used                        | Not used  |
| 9   | DDC Warning                     | An error was detected on the DDC bus.   |
| 5   | VMON UV Warning                 | The voltage on the VMON pin has dropped 10% below the level set by MFR_VMON_UV_FAULT. |
| 4   | VMON OV Warning                 | The voltage on the VMON pin has risen 10% above the level set by MFR_VMON_OV_FAULT.   |
| ω   | External Switching Period Fault | Loss of external clock synchronization has occurred.                                  |
| 2   | Not Used                        | Not used  |
| 1   | VMON UV Fault                   | The voltage on the VMON pin has dropped below the level set by MFR_VMON_UV_FAULT.     |
| 0   | VMON OV Fault                   | The voltage on the VMON pin has risen above the level set by MFR_VMON_OV_FAULT.       |

### READ\_VIN (88h)

Definition: Returns the input voltage reading. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: Read Only Protectable: No Default Value: N/A Units: V Equation: READ\_VIN = Y×2<sup>N</sup> Range: N/A

| COMMAND       |     |                                    |         |        |     |     |     | READ_V | /IN (88h) | )     |          |        |     |     |     |     |
|---------------|-----|------------------------------------|---------|--------|-----|-----|-----|--------|-----------|-------|----------|--------|-----|-----|-----|-----|
| Format        |     |                                    |         |        |     |     |     | Line   | ar-11     |       |          |        |     |     |     |     |
| Bit Position  | 15  | 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |         |        |     |     |     |        |           |       |          |        |     |     |     |     |
| Access        | R   | R                                  | R       | R      | R   | R   | R   | R      | R         | R     | R        | R      | R   | R   | R   | R   |
| Function      |     | Signe                              | d Expon | ent, N |     |     |     |        |           | Signe | ed Manti | ssa, Y |     |     |     |     |
| Default Value | N/A | N/A                                | N/A     | N/A    | N/A | N/A | N/A | N/A    | N/A       | N/A   | N/A      | N/A    | N/A | N/A | N/A | N/A |



# READ\_IIN (89h) Definition: Returns the input current reading. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: Read Only Protectable: No Default Value: N/A Units: A Equation: READ\_IIN = Y×2<sup>N</sup> Range: N/A

| COMMAND       |  |  |  |  |  |  |  | READ_I | IN (89h)     |  |        |  |  |     |  |  |
|---------------|--|--|--|--|--|--|--|--------|--------------|--|--------|--|--|-----|--|--|
| Format        |  |  |  |  |  |  |  | Line   | ar <b>11</b> |  |        |  |  |     |  |  |
| Bit Position  | 15                                       | 5         14         13         12         11         10         9         8         7         6         5         4         3         2         1         0           0   |  |  |  |  |  |        |              |  |        |  |  |     |  |  |
| Access        | R  | R R R R R R R R R R R R R R R R  |  |  |  |  |  |        |              |  |        |  |  |     |  |  |
| Function      | on Signed Exponent, N Signed Mantissa, Y |  |  |  |  |  |  |        |              |  | isa, Y |  |  |     |  |  |
| Default Value | N/A                                      | N/A         N/A <td>N/A</td> |  |  |  |  |  |        |              |  |        |  |  | N/A |  |  |

### READ\_VOUT (8Bh)

Definition: Returns the output voltage reading. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-16 Unsigned Type: Read Only Protectable: No Default Value: N/A Equation: READ\_VOUT = READ\_VOUT × 2'<sup>13</sup> Units: V

| COMMAND       |     |   |     |     |     |     | I   | READ_V | OUT (8B) | 0   |     |     |     |     |     |     |
|---------------|-----|---|-----|-----|-----|-----|-----|--------|----------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     |   |     |     |     |     |     |        |          |     |     |     |     |     |     |     |
| Bit Position  | 15  | <u>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u> |     |     |     |     |     |        |          |     |     |     |     |     |     |     |
| Access        | R   | R   | R   | R   | R   | R   | R   | R      | R        | R   | R   | R   | R   | R   | R   | R   |
| Default Value | N/A | N/A                                       | N/A | N/A | N/A | N/A | N/A | N/A    | N/A      | N/A | N/A | N/A | N/A | N/A | N/A | N/A |



READ\_IOUT (8Ch) Definition: Returns the output current reading. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: Read Only Protectable: No Default Value: N/A Units: A Equation: READ\_IOUT = Y×2<sup>N</sup> Range: N/A

| COMMAND       |                                       |                                      |   |   |   |   |   | READ_IC | OUT (8Ch | ) |     |     |     |     |     |     |
|---------------|---------------------------------------|--------------------------------------|---|---|---|---|---|---------|----------|---|-----|-----|-----|-----|-----|-----|
| Format        |                                       |                                      |   |   |   |   |   | Line    | ar:11    |   |     |     |     |     |     |     |
| Bit Position  | 15                                    | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |   |   |   |   |   |         |          |   |     |     |     |     |     |     |
| Access        | R                                     | R                                    | R | R | R | R | R | R       | R        | R | R   | R   | R   | R   | R   | R   |
| Function      | Signed Exponent, N Signed Mantissa, Y |                                      |   |   |   |   |   |         |          |   |     |     |     |     |     |     |
| Default Value | N/A N/A N/A N/A N/A N/A N/A N/A N/A   |                                      |   |   |   |   |   |         |          |   | N/A | N/A | N/A | N/A | N/A | N/A |

# READ\_TEMPERATURE\_1 (8Dh)

Definition: Returns the temperature reading internal to the device. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: Read Only Protectable: No Default Value: N/A Units: °C Equation: READ\_TEMPERATURE\_1 = Y×2<sup>N</sup> Range: N/A

| COMMAND       |     |   |         |        |   |   | READ_ | TEMPER | ATURE_ | 1 (8Dh) |          |        |   |   |   |   |
|---------------|-----|---|---------|--------|---|---|-------|--------|--------|---------|----------|--------|---|---|---|---|
| Format        |     |   |         |        |   |   |       | Line   | ar:11  |         |          |        |   |   |   |   |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0    |         |        |   |   |       |        |        |         |          |        |   |   |   |   |
| Access        | R   | R                                       | R       | R      | R | R | R     | R      | R      | R       | R        | R      | R | R | R | R |
| Function      |     | Signe                                   | d Expon | ent, N |   |   |       |        |        | Signe   | ed Manti | ssa, Y |   |   |   |   |
| Default Value | N/A | N/A |         |        |   |   |       |        |        |         |          |        |   |   |   |   |



# READ\_TEMPERATURE\_2 (SEh)

Definition: Returns the temperature reading from the external temperature device connected to XTEMP. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11. Type: Read Only Protectable: No Default Value: N/A Units: \*C Equation: READ\_TEMPERATURE\_2 = Y×2<sup>N</sup> Range: N/A

| COMMAND       |     |       |         |        |     |     | READ, | TEMPER | ATURE_ | 2 (8Eh) |         |        |     |     |     |     |
|---------------|-----|-------|---------|--------|-----|-----|-------|--------|--------|---------|---------|--------|-----|-----|-----|-----|
| Format        |     |       |         |        |     |     |       | Line   | ar-11  |         |         | -      | _   |     |     | _   |
| Bit Position  | 15  | 14    | 13      | 12     | 11  | 10  | 9     | 8      | 7      | 6       | 5       | 4      | 3   | 2   | 1   | 0   |
| Access        | R   | R     | R       | R      | R   | R   | R     | R      | R      | R       | R       | R      | R   | R   | R   | R   |
| Function      |     | Signe | d Expon | ent, N |     |     |       |        |        | Sign    | d Manti | ssa, Y |     |     |     |     |
| Default Value | N/A | N/A   | N/A     | N/A    | N/A | N/A | N/A   | N/A    | N/A    | N/A     | N/A     | N/A    | N/A | N/A | N/A | N/A |

#### READ\_TEMPERATURE\_3 (8Fh)

Definition: Returns the temperature reading from the VMON/TMON pin when the device is configured to read temperature on the VMON/TMON pin by setting bit 12 in the USER\_GLOBAL\_CONFIG command to 1. The voltage on the VMON/TMON pin is converted to °C by the equation TEMPERTATURE 3 = (VMON voltage - 0.6V)/0.008. See MFR\_VMON commands starting on page 85 (F5h, F6h, F8h, F9H) for fault limits when reading temperature on the VMON/TMON pin.

Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11 Type: Read Only Protectable: No Default Value: N/A Units: \*C Equation: READ\_TEMPERATURE\_3 = Y×2<sup>N</sup> Range: N/A

| COMMAND       |     |  |         |        |     |     | READ_ | TEMPER | ATURE_ | 3 (8Fh) |         |        |     |     |     |     |
|---------------|-----|--|---------|--------|-----|-----|-------|--------|--------|---------|---------|--------|-----|-----|-----|-----|
| Format        |     | 21 0   | 2       |        |     | A   |       | Line   | ar-11  |         |         |        | A   |     |     | 21  |
| Bit Position  | 15  | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |         |        |     |     |       |        |        |         |         |        |     |     |     |     |
| Access        | R   | R  | R       | R      | R   | R   | R     | R      | R      | R       | R       | R      | R   | R   | R   | R   |
| Function      |     | Signe  | d Expon | ent, N |     |     |       |        |        | Signe   | d Manti | ssa, Y |     |     | 32  |     |
| Default Value | N/A | N/A  | N/A     | N/A    | N/A | N/A | N/A   | N/A    | N/A    | N/A     | N/A     | N/A    | N/A | N/A | N/A | N/A |



# READ\_DUTY\_CYCLE (94h)

Definition: Reports the actual duty cycle of the converter during the enable state. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: Read Only Protectable: No Default Value: N/A Units: % Equation: READ\_DUTY\_CYCLE = Y×2<sup>N</sup> Range: 0 to 100%

| COMMAND       |     |  |   |   |   |   | REA | D_DUTY, | CYCLE ( | (94h) |   |   |   |     |   |   |
|---------------|-----|--|---|---|---|---|-----|---------|---------|-------|---|---|---|-----|---|---|
| Format        |     |  |   |   |   |   |     | Line    | arii    |       |   |   |   |     |   |   |
| Bit Position  | 15  | 5         14         13         12         11         10         9         8         7         6         5         4         3         2         1         0           0 |   |   |   |   |     |         |         |       |   |   |   |     |   |   |
| Access        | R   | R  | R | R | R | R | R   | R       | R       | R     | R | R | R | R   | R | R |
| Function      |     | Signed Exponent, N Signed Mantissa, Y  |   |   |   |   |     |         |         |       |   |   |   |     |   |   |
| Default Value | N/A | N/A  |   |   |   |   |     |         |         |       |   |   |   | N/A |   |   |

# READ\_FREQUENCY (95h)

Definition: Reports the actual switching frequency of the converter during the enable state. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: Read Only Default Value: N/A Units: kHz Equation: READ\_FREQUENCY = Y×2<sup>N</sup> Range: N/A

| COMMAND       |     |   |         |        |  |  | REA | D_FREQ | UENCY ( | 95h)  |         |        |  |  |  |  |
|---------------|-----|---|---------|--------|--|--|-----|--------|---------|-------|---------|--------|--|--|--|--|
| Format        |     |   |         |        |  |  |     | Line   | ar:11   |       |         |        |  |  |  |  |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0    |         |        |  |  |     |        |         |       |         |        |  |  |  |  |
| Access        | R   | R R R R R R R R R R R R R R             |         |        |  |  |     |        |         |       |         |        |  |  |  |  |
| Function      |     | Signe                                   | d Expon | ent, N |  |  |     |        |         | Signe | d Manti | ssa, Y |  |  |  |  |
| Default Value | N/A | N/A |         |        |  |  |     |        |         |       |         |        |  |  |  |  |



### PMBUS\_REVISION (98h)

Definition: The PMBUS\_REVISION command returns the revision of the PBus Specification to which the device is compliant. Data Length in Bytes: 1 Data Format: Bit Field Type: Read Only Protectable: N/A Default Value: 22h (Part 1 Revision 1.2, Part 2 Revision 1.2) Units: N/A

| COMMAND       |                 |                 |  | PMBUS_REV  | /ISION (98h) |  |  |  |  |  |  |  |  |  |  |
|---------------|-----------------|-----------------|--|------------|--------------|--|--|--|--|--|--|--|--|--|--|
| Format        |                 |                 |  | Bit F      | Field        |  |  |  |  |  |  |  |  |  |  |
| Bit Position  | 7               | 7 6 5 4 3 2 1 0 |  |            |              |  |  |  |  |  |  |  |  |  |  |
| Access        | R               | R R R R R R R   |  |            |              |  |  |  |  |  |  |  |  |  |  |
| Function      |                 |                 |  | See Follow | wing Table   |  |  |  |  |  |  |  |  |  |  |
| Default Value | 0 0 1 0 0 0 1 0 |                 |  |            |              |  |  |  |  |  |  |  |  |  |  |

| BITS 7:4 | PART 1 REVISION | BITS 3:0 | PART 2 REVISION |
|----------|-----------------|----------|-----------------|
| 0000     | 1.0             | 0000     | 1.0             |
| 0001     | 11              | 0001     | 1.1             |
| 0010     | 1.2             | 0010     | 1.2             |

### MFR\_ID (99h)

Definition: MFR\_ID sets a user defined identification string not to exceed 32 bytes. The sum total of characters in MFR\_ID. MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII, ISO/IEC 8859-1

Type: Block R/W

Protectable: Yes

Default Value: Null Units: N/A

### MFR\_MODEL (9Ah)

Definition: MFR\_MODEL sets a user defined model string not to exceed 32 bytes. The sum total of characters in MFR\_ID, MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII, ISO/IEC 8859-1

Type: Block R/W Protectable: Yes Default Value: Null Units: N/A

#### MFR\_REVISION (9Bh)

Definition: MFR\_REVISION sets a user defined revision string not to exceed 32 bytes. The sum total of characters in MFR\_ID, MFR\_MODEL\_MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global Data Length in Bytes: User defined Data Format: ASCII. ISO/IEC 8859-1 Type: Block R/W Protectable: Yes Default Value: Null

Units: N/A

#### MFR\_LOCATION (9Ch)

Definition: MFR\_LOCATION sets a user defined location identifier string not to exceed 32 bytes. The sum total of characters in MFR\_D, MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII. ISO/IEC 8859-1

Type: Block R/W Protectable: Yes Default Value: Null

Units: N/A

#### MFR\_DATE (9Dh)

Definition: MFR\_DATE sets a user defined date string not to exceed 32 bytes. The sum total of characters in MFR\_ID, MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII. ISO/IEC 8859-1

Type: Block R/W

Protectable: Yes Default Value: Null

Units: N/A

#### MFR\_SERIAL (9Eh)

Definition: MFR\_SERIAL sets a user defined serialized identifier string not to exceed 32 bytes. The sum total of characters in MFR\_ID, MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII. ISO/IEC 8859-1

Type: Block R/W

Protectable: Yes

Default Value: Null



IC\_DEVICE\_ID (ADh) Definition: Reports device identification information. Data Length in Bytes: 4 Data Format: CUS Type: Block Read Protectable: No Default Value: 4 Units: N/A

| COMMAND       |          | IC_DEVICE    | LID (ADh)   |          |
|---------------|----------|--------------|-------------|----------|
| Format        |          | Block        | Read        |          |
| Byte Position | 3        | 2            | 1           | 0        |
| Function      | MFR code | ID High Byte | ID Low Byte | Reserved |
| Default Value | 49h      | A0h          | 2Ah         | 00h      |

IC\_DEVICE\_REV (AEh) Definition: Reports device revision information. Data Length in Bytes: 4 Data Format: CUS Type: Block Read Protectable: No Default Value: 01000000h (initial release) Units: N/A

| COMMAND       |                | IC_DEVIC       | E_REV (AEh)           |          |
|---------------|----------------|----------------|-----------------------|----------|
| Format        |                | Bloc           | k Read                |          |
| Byte Position | 3              | 2              | 1                     | 0        |
| Function      | Firmware Major | Firmware Minor | Factory Configuration | Reserved |
| Default Value | Oih            | OOh            | ooh                   | OOh      |

### USER\_DATA\_00 (B0h)

Definition: USER\_DATA\_00 sets a user defined data string not to exceed 32 bytes. The sum total of characters in MFR\_ID, MFR\_MODEL, MFR\_REVISION, MFR\_LOCATION, MFR\_DATE, MFR\_SERIAL and USER\_DATA\_00 plus one byte per command cannot exceed 128bytes This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

### Paged or Global: Global

Data Length in Bytes: User defined

Data Format: ASCII. ISO/IEC 8859-1

Type: Block R/W Protectable: Yes Default Value: Null Units: N/A



### MIN\_VOUT\_REG (CEh)

Definition: Sets the minimum output voltage in millivolts (mV) that the device will attempt to regulate to during start-up and shutdown ramps.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: 0000h (0mV) Units: A Equation: MIN\_VOUT\_REG = Y x 2<sup>N</sup>

| COMMAND       |     |                                      |         |        |     |     | MI  | N_VOUT | _REG (C | Eh)   |         |        |     |     |     |     |
|---------------|-----|--------------------------------------|---------|--------|-----|-----|-----|--------|---------|-------|---------|--------|-----|-----|-----|-----|
| Format        |     |                                      |         |        |     |     |     | Line   | ar 11   |       |         |        |     |     |     |     |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |         |        |     |     |     |        |         |       |         |        |     |     |     |     |
| Access        | R/W | R/W                                  | R/W     | R/W    | R/W | R/W | R/W | R/W    | R/W     | R/W   | R/W     | R/W    | R/W | R/W | R/W | R/W |
| Function      |     | Signe                                | d Expon | ent, N |     |     |     |        |         | Signe | d Manti | ssa, Y |     |     |     |     |
| Default Value | 1   | 1 1 1 1 0 0 1 0 1 1 0 0 0            |         |        |     |     |     |        |         |       |         |        |     |     |     |     |

### ISENSE\_CONFIG (D0h)

Definition: Configures current sense circuitry. Paged or Global: Paged Data Length in Bytes: 2 Data Format: Bit Field Type: R/W word Protectable: Yes Default Value: 620Eh (384ns blanking, SPS sensing, high range) Units: N/A Range: N/A

| COMMAND       |     | ISENSE_CONFIG (D0h)                   |     |     |     |     |     |          |          |     |     |     |     |     |     |     |
|---------------|-----|---------------------------------------|-----|-----|-----|-----|-----|----------|----------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     | Bit Field                             |     |     |     |     |     |          |          |     |     |     |     |     |     |     |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |     |     |          |          |     |     |     |     |     |     |     |
| Access        | R/W | R/W                                   | R/W | R/W | R/W | R/W | R/W | R/W      | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     |                                       |     |     |     |     | s   | ee Follo | wing Tab | le  |     |     |     |     |     |     |
| Default Value | 0   | 0 1 1 0 0 0 1 0 0 0 0 1 1 1 0         |     |     |     |     |     |          |          |     |     |     |     |     |     |     |



| BIT   | FIELD NAME                     | VALUE | SETTING          | DESCRIPTION  |  |  |  |  |  |
|-------|--------------------------------|-------|------------------|--|--|--|--|--|--|
|       |                                | 00000 | 0                |  |  |  |  |  |  |
|       |                                | 00001 | 32               |  |  |  |  |  |  |
|       |                                | 00010 | 64               |  |  |  |  |  |  |
|       |                                | 00011 | 96               |  |  |  |  |  |  |
|       |                                | 00100 | 128              |  |  |  |  |  |  |
|       |                                | 00101 | 160              |  |  |  |  |  |  |
|       |                                | 00110 | 192              |  |  |  |  |  |  |
|       |                                | 00111 | 224              |  |  |  |  |  |  |
|       |                                | 01000 | 256              |  |  |  |  |  |  |
|       |                                | 01001 | 288              |  |  |  |  |  |  |
|       |                                | 01010 | 320              |  |  |  |  |  |  |
|       |                                | 01011 | 352              |  |  |  |  |  |  |
|       |                                | 01100 | 384              |  |  |  |  |  |  |
| 15:11 | Current Sense Blanking<br>Time | 01101 | 416              | Sets the blanking time current sense blanking time in increments of 32ns       |  |  |  |  |  |
|       |                                | 01110 | 448              |  |  |  |  |  |  |
|       |                                | 01111 | 480              |  |  |  |  |  |  |
|       |                                | 10000 | 512              |  |  |  |  |  |  |
|       |                                | 10001 | 544              |  |  |  |  |  |  |
|       |                                | 10010 | 576              |  |  |  |  |  |  |
|       |                                | 10011 | 608              |  |  |  |  |  |  |
|       |                                | 10100 | 640              |  |  |  |  |  |  |
|       |                                | 10101 | 672              |  |  |  |  |  |  |
|       |                                | 10110 | 704              |  |  |  |  |  |  |
|       |                                | 10111 | 736              |  |  |  |  |  |  |
|       |                                | 11000 | 768              |  |  |  |  |  |  |
|       |                                | 11001 | 800              |  |  |  |  |  |  |
|       |                                | 11010 | 832              |  |  |  |  |  |  |
|       |                                | 000   | 1                |  |  |  |  |  |  |
|       |                                | 001   | 3                |  |  |  |  |  |  |
|       |                                | 010   | 5                | Sate the number of consecutive suprement (OC) or undersurrent (IIC) events     |  |  |  |  |  |
| 40.0  | 0                              | 011   | 7                | required for a fault. An event can occur once during each switching cycle. For |  |  |  |  |  |
| 10:8  | Current Sense Fault Count      | 100   | 9                | example, if 5 is selected, an OC or UC event must occur for 5 consecutive      |  |  |  |  |  |
|       |                                | 101   | 11               | switching cycles, resulting in a delay of at least 5 switching periods.        |  |  |  |  |  |
|       |                                | 110   | 13               |  |  |  |  |  |  |
|       |                                | 111   | 15               |  |  |  |  |  |  |
| 7:4   | Not Used                       | 0000  | Not Used         | Not used   |  |  |  |  |  |
|       |                                | 00    | Not Used         |  |  |  |  |  |  |
| 3.2   | Current Sense Control          | 01    | DCR (Down Slope) | Selection of current sensing method (SPS (MON)                                 |  |  |  |  |  |
| 0.2   | Current Seriae Control         | 10    | DCR (Up Slope)   | Selection of current sensing metrod (SPS mich)                                 |  |  |  |  |  |
|       |                                | 11    | SPS              |  |  |  |  |  |  |
|       |                                | 00    | Low Range        |  |  |  |  |  |  |
| 1-0   | Current Sense Dance            | 01    | Medium Range     | ge   |  |  |  |  |  |
| 10    | varietik sense Range           | 10    | High Range       | cow range 120mv, meanin range 100mv, nigh range 100mv                          |  |  |  |  |  |
|       |                                | 11    | Not Used         |  |  |  |  |  |  |

# USER\_CONFIG (D1h)

Definition: Configures several user-level features. This command should be saved immediately after being written to the desired user or default store. This is recommended when written as an individual command or as part of a series of commands in a configuration file or script.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: Set by CFG pin-strap setting

| COMMAND       |     |   |  |  |  |  | US | SER_CO  | NFIG (D1  | h) |  |  |  |  |  |  |
|---------------|-----|---|--|--|--|--|----|---------|-----------|----|--|--|--|--|--|--|
| Format        |     |   |  |  |  |  |    | Bit F   | Field     |    |  |  |  |  |  |  |
| Bit Position  | 15  | 15         14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |  |  |  |  |    |         |           |    |  |  |  |  |  |  |
| Access        | R/W | 2/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R   |  |  |  |  |    |         |           |    |  |  |  |  |  |  |
| Function      |     | See Following Table   |  |  |  |  |    |         |           |    |  |  |  |  |  |  |
| Default Value |     |   |  |  |  |  | CF | G Pinst | rap Setti | ng |  |  |  |  |  |  |

| BIT   | FIELD NAME          | VALUE                      | SETTING            | DESCRIPTION  |
|-------|---------------------|----------------------------|--------------------|--|
| 15:11 | Minimum Duty Cycle  | 00000                      | 0-31d              | Sets the minimum duty-cycle to 2X(VALUE+1)/512. Must be enabled with Bit 7           |
| 10    | Not Used            | 1                          | Not Used           | Not used   |
| 9:8   | Not Used            | 00                         | Not Used           | Not used   |
| 7     | Minimum Duty Cycle  | 0                          | Disable            | Control for minimum duty cycle   |
| · ·   | Control             | 1                          | Enable             |  |
| 6     | Not Used            | 0                          | Not Used           | Not used   |
|       | VEET Colort         | 0                          | VSETO              | 0 = Uses only VSET0 to set the pin-strapped output voltage                           |
| 0     | VSET Select         | 1                          | VSET1              | 1 = Uses only VSET1 to set the pin-strapped output voltage                           |
| 4     | Not Used            | 0                          | Not Used           | Not used   |
| -     | Dial disabled state | 0                          | Low when disabled  | PWML is low (off) when device is disabled (bit 3 set to 0), or high (on) when device |
| •     | PWML disabled state | 1                          | High when disabled | is disabled (bit 3 set to 1)   |
| •     | Power-good          | 0                          | Open Drain         | 0 = PG is open-drain output  |
| -     | Configuration       | 1                          | Push-Pull          | 1 = PG is push-pull output   |
|       | VTFMD Fachle        | 0                          | Disable            | Fachie automaties and a  |
| 1     | ATEMP Enable        | 1                          | Enable             | Enable external temperature sensor   |
|       | VTEMP Fault Calact  | 0                          | Disable            | Calanta automal terreteris anno te determina terreteris faulte                       |
| 9     | ATEMP Fault Select  | TEMP Fault Select 1 Enable | Enable             | selects external temperature sensor to determine temperature rauts                   |



IIN\_CAL\_GAIN (D2h) Definition: Sets the effective impedance across the current sense circuit for use in calculating input current at +25°C. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: C200h (2mΩ) Units: mΩ Equation: IIN\_CAL\_GAIN = Y×2<sup>N</sup>

| COMMAND       |                                 |   |         |        |  |  |  | N_CAL_O | AIN (D2 | h)   |           |        |  |  |  |  |
|---------------|---------------------------------|---|---------|--------|--|--|--|---------|---------|------|-----------|--------|--|--|--|--|
| Format        |                                 |   |         |        |  |  |  | Lines   | ar-11   |      |           |        |  |  |  |  |
| Bit Position  | 15                              | 15         14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |         |        |  |  |  |         |         |      |           |        |  |  |  |  |
| Access        | R/W                             | R/W   |         |        |  |  |  |         |         |      |           |        |  |  |  |  |
| Function      |                                 | Signe   | d Expon | ent, N |  |  |  |         |         | Sign | ed Mantis | isa, Y |  |  |  |  |
| Default Value | 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 |   |         |        |  |  |  |         |         |      |           |        |  |  |  |  |

# DDC\_CONFIG (D3h)

Definition: Configures DDC addressing and current sharing for up to 8 phases. To operate as a 2-phase controller, set both phases to the same rail ID, set phases in rail to 2, then set each phase ID sequentially as 0 and 1. To operate as a 4-phase controller, set all phases to the same rail ID, set phases in rail to 4, then set each phase ID alternately, for example, the first LGABOD will be set to 0 and 2, the second LGABOD will be set to 1 and 3. The LGABOD will automatically equally offset the phases in the rail. Phase spreading is done automatically as part of the DDC\_CONFIG command. When using CFG pin-strap settings, the DDC\_CONFIG command is set automatically.

NOTE: The output MUST be connected to VSENOP and VSENON when operating as a 2-phase controller.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: PMBus™ address pin-strap dependent.

| COMMAND       |     |                                       |     |  |     |     | D   | DC_CON | IFIG (D3 | h)  |     |     |     |     |     |     |
|---------------|-----|---------------------------------------|-----|--|-----|-----|-----|--------|----------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     |                                       |     |  |     |     |     | Bit    | Field    |     |     |     |     |     |     |     |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |  |     |     |     |        |          |     |     |     |     |     |     |     |
| Access        | R/W | R/W                                   | R/W | R/W  | R/W | R/W | R/W | R/W    | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | See Following Table                   |     |  |     |     |     |        |          |     |     |     |     |     |     |     |
| Default Value | 0   | 0                                     | 0   | Lower 5 bits of device address 0 0 0 0 0 0 0 0 0 |     |     |     |        |          |     |     |     |     |     |     |     |

| BIT   | FIELD NAME     | VALUE    | SETTING | DESCRIPTION  |  |  |  |  |  |  |
|-------|----------------|----------|---------|--|--|--|--|--|--|--|
| 15:13 | Phase ID       | 0 to 7   | 0       | Sets the output's phase position within the rall                     |  |  |  |  |  |  |
| 12:8  | Rail ID        | 0 to 31d | 0       | ntifies the device as part of a current sharing rail (Shared output) |  |  |  |  |  |  |
| 7:3   | Not Used       | 00       | 00      | Not used   |  |  |  |  |  |  |
| 2:0   | Phases In Rail | 0 to 7   | 0       | Identifies the number of phases on the same rail (+1)                |  |  |  |  |  |  |

# POWER\_GOOD\_DELAY (D4h)

Definition: Sets the delay applied between the output exceeding the PG threshold (POWER\_GOOD\_ON) and asserting the PG pin. The delay time can range from Oms up to 500ms, in steps of 125ns. A 1ms minimum configured value is recommended to apply proper debounce to this signal.

Paged or Global: Paged Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes Default Value: BA00h, 1ms

Units: ms

Equation: POWER\_GOOD\_DELAY = Y×2<sup>N</sup>

Range: 0 to 500ms

| COMMAND       |     |  |         |        |     |                    | POWE | R_0000 | DELAY | (D4h) |     |     |     |     |     |     |
|---------------|-----|--|---------|--------|-----|--------------------|------|--------|-------|-------|-----|-----|-----|-----|-----|-----|
| Format        |     | Linear-11  |         |        |     |                    |      |        |       |       |     |     |     |     |     |     |
| Bit Position  | 15  | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |         |        |     |                    |      |        |       |       |     |     |     |     |     |     |
| Access        | R/W | R/W  | R/W     | R/W    | R/W | R/W                | R/W  | R/W    | R/W   | R/W   | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | Signe  | d Expon | ent, N |     | Signed Mantissa, Y |      |        |       |       |     |     |     |     |     |     |
| Default Value | 1   | 1 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0  |         |        |     |                    |      |        |       |       |     |     |     |     |     |     |

### MULTI\_PHASE\_RAMP\_GAIN (D5h)

Definition: MULTI\_PHASE\_RAMP\_GAIN command value indirectly determines the output voltage rise time during the turn-on ramp. Typical gain values range from 1 to 10. Lower gain values produce longer ramp times.

MULTI\_PHASE\_RAMP\_GAIN mode is automatically selected when the ZLS8802 is configured to operate in a 4-phase current sharing group. When in MULTI\_PHASE\_RAMP\_GAIN mode, the turn-on ramp up is done with the high bandwidth ASCR control circuitry disabled, resulting in a lower loop bandwidth during start-up ramps. Once POWER\_GOOD has been asserted, ASCR circuitry is enabled and the LGABOD operates normally. When MULTI\_PHASE\_RAMP\_GAIN mode is enabled, soft-off ramps are not allowed (TOFF\_FALL is ignored). When the LGABOD is commanded to shutdown, the PWMH0/1 output is tri-stated, turning both the high-side and low-side MOSFETs off, and the PWML0/1 pin is pulled low (DrMOS disabled). Large load current transitions during multphase ramp-ups will cause output voltage discontinuities.

When the phase count is 2; i.e., when the LGABOD is operating standalone, ASCR is enabled at all times and all commands associated with turn-on and turn-off (TON\_RISE, TOFF\_FALL, Soft-Off) operate normally.

Rise time can be calculated using Equation 7:

RiseTime = VOUT\_COMMAND/{14 • Input Voltage • FREQUENCY\_SWITCH (In MHz) • MULTI\_PHASE\_RAMP\_GAIN} (EQ. 7)

Paged or Global: Global

Data Length in Bytes: 1 Data Format: Custom

Type: R/W Protectable: Yes Default Value: 03h

| COMMAND       |             | MULTI_PHASE_RAMP_GAIN (D5h) |     |     |     |     |     |     |  |  |  |  |  |  |  |
|---------------|-------------|-----------------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|--|--|--|
| Format        |             | 1 Byte Binary               |     |     |     |     |     |     |  |  |  |  |  |  |  |
| Bit Position  | 7           | 7 6 5 4 3 2                 |     |     |     |     | 1   | 0   |  |  |  |  |  |  |  |
| Access        | R/W         | R/W                         | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |  |  |  |
| Default Value | 0 0 0 0 0 1 |                             |     |     |     |     |     |     |  |  |  |  |  |  |  |

| BIT | FIELD NAME | VALUE | DESCRIPTION        |
|-----|------------|-------|--------------------|
| 7:0 | Gain       | 00-FF | Start-up ramp gain |



#### INDUCTOR (D6h)

Definition: Informs the device of the circuit's inductor value. This is used in adaptive algorithm calculations relating to the inductor ripple current.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: B133h (0.3µH) Units: µH Equation: INDUCTOR = Y×2<sup>N</sup>

Range: 0 to 100µH

| COMMAND       |     |                                      |         |        |     |     |                    | INDUCT | OR (D6h) |     |     |     |     |     |     |     |  |
|---------------|-----|--------------------------------------|---------|--------|-----|-----|--------------------|--------|----------|-----|-----|-----|-----|-----|-----|-----|--|
| Format        |     | Linear-11                            |         |        |     |     |                    |        |          |     |     |     |     |     |     |     |  |
| Bit Position  | 15  | 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |         |        |     |     |                    |        |          |     |     |     |     |     |     |     |  |
| Access        | R/W | R/W                                  | R/W     | R/W    | R/W | R/W | R/W                | R/W    | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Function      |     | Signe                                | d Expon | ent, N |     |     | Signed Mantissa, Y |        |          |     |     |     |     |     |     |     |  |
| Default Value | 1   | 1 0 1 1 0 0 0 1 0 0 1 1 0 0 1 1      |         |        |     |     |                    |        |          |     |     |     |     |     |     |     |  |

### SNAPSHOT\_FAULT\_MASK (D7h)

Definition: Prevents faults from causing a SNAPSHOT event (and store) from occurring. Data Length in Bytes: 2 Data Format: BIT Type: R/W Protectable: Yes Default Value: 0000h Units: NA Range: NA COMMAND SNAPSHOT\_FAULT\_MASK (D7h) Format Bit Field

| COMMAND       |    |  |   |   |   |   | anarar | 101_HAU | LI_MA8 | an (D7m) |   |   |   |   |   |   |
|---------------|----|--|---|---|---|---|--------|---------|--------|----------|---|---|---|---|---|---|
| Format        |    | Bit Field  |   |   |   |   |        |         |        |          |   |   |   |   |   |   |
| Bit Position  | 15 | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |   |   |   |   |        |         |        |          |   |   |   |   |   |   |
| Access        | R  | R  | R | R | R | R | R      | R       | R      | R        | R | R | R | R | R | R |
| Function      |    | See Following Table  |   |   |   |   |        |         |        |          |   |   |   |   |   |   |
| Default Value | 0  | 0  | 0 | 0 | 0 | 0 | 0      | 0       | 0      | 0        | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | STATUS BIT NAME | MEANING                           |
|------------|-----------------|-----------------------------------|
| 15:14      | Not Used        | Not used                          |
| 13         | Group           | Ignore Fault Spreading faults     |
| 12         | Phase           | Ignore Other Phase faults         |
| 11         | CPU             | Ignore CPU faults                 |
| 10         | CRC             | Ignore CRC Memory faults          |
| 9          | Not Used        | Not used                          |
| 8          | Not Used        | Not used                          |
| 7          | IOUT_UC_FAULT   | Ignore output undercurrent faults |
| 6          | IOUT_OC_FAULT   | Ignore output overcurrent faults  |
| 5          | VIN_UV_FAULT    | Ignore input undervoltage faults  |
| 4          | VIN_OV_FAULT    | Ignore Input undervoltage faults  |
| 3          | UT_FAULT        | Ignore under-temperature faults   |
| 2          | OT_FAULT        | Ignore over-temperature faults    |
| 1          | VOUT_UV_FAULT   | Ignore output undervoltage faults |
| 0          | VOUT_OV_FAULT   | Ignore output overvoltage faults  |



# OVUV\_CONFIG (D8h) Definition: Configures the output voltage OV and UV fault detection feature Paged or Global: Paged Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Protectable: Yes Default Value: OOh Units: N/A

| COMMAND       |     |     |     | ovuv_co    | NFIG (D8h) |     |     |     |
|---------------|-----|-----|-----|------------|------------|-----|-----|-----|
| Format        |     |     |     | Bit        | Field      |     |     |     |
| Bit Position  | 7   | 6   | 5   | 4          | 3          | 2   | 1   | 0   |
| Access        | R/W | R/W | R/W | R/W        | R/W        | R/W | R/W | R/W |
| Function      |     |     |     | See Follow | wing Table |     |     |     |
| Default Value | 0   | 0   | 0   | 0          | 0          | 0   | 0   | 0   |

| BITS | PURPOSE   | VALUE | DESCRIPTION   |
|------|---|-------|---|
| 7    | Controls how an OV fault response shutdown sets the output                                  | 0     | An OV fault does not enable low-side power device             |
| · '  | driver state  | 1     | An OV fault enables the low-side power device                 |
| 6:4  | Not Used  | 0     | Not used  |
| 3:0  | Defines the number of consecutive limit violations required to<br>declare an OV or UV fault | N     | N+1 consecutive OV or UV violations initiate a fault response |

### XTEMP\_SCALE (D9h)

Definition: Sets a scalar value that is used for calibrating the external temperature. The constant is applied in the equation below to produce the read value of XTEMP via the PMBus<sup>™</sup> command READ\_TEMPERATURE\_2.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: BAOOh (1.0)

Units: 1/°C

Equation: READ\_TEMPERATURE\_2 - (ExternalTemperature - 1 XTEMP\_SCALE) + XTEMP\_OFFSET Range: 0.1 to 10

| COMMAND       |                             |  |         |        |     |                    | X   | TEMP_SO | CALE (D9 | ih) |     |     |     |     |     |     |
|---------------|-----------------------------|--|---------|--------|-----|--------------------|-----|---------|----------|-----|-----|-----|-----|-----|-----|-----|
| Format        |                             | Linear-11  |         |        |     |                    |     |         |          |     |     |     |     |     |     |     |
| Bit Position  | 15                          | 14         13         12         11         10         9         8         7         6         5         4         3         2         1         0 |         |        |     |                    |     |         |          |     |     |     |     |     |     |     |
| Access        | R/W                         | R/W  | R/W     | R/W    | R/W | R/W                | R/W | R/W     | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |                             | Signe  | d Expon | ent, N |     | Signed Mantissa, Y |     |         |          |     |     |     |     |     |     |     |
| Default Value | 1 0 1 1 1 0 1 0 0 0 0 0 0 0 |  |         |        |     |                    |     |         |          |     |     | 0   | 0   |     |     |     |



### XTEMP\_OFFSET (DAh)

Definition: Sets an offset value that is used for calibrating the external temperature. The constant is applied in the equation below to produce the read value of XTEMP via the PMBus<sup>™</sup> command READ\_TEMPERATURE\_2.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W

Protectable: Yes

Default Value: 0000h (0)

Units: °C

Equation: READ\_TEMPERATURE\_2- (ExternalTemperature: 1 XTEMP\_SCALE) + XTEMP\_OFF&T Range: -100°C to +100°C

| COMMAND       |     |                                      |         |        |     |                    | XT  | EMP_OF | FSET (D | Ah) |     |     |     |     |     |     |
|---------------|-----|--------------------------------------|---------|--------|-----|--------------------|-----|--------|---------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     | Linear 11                            |         |        |     |                    |     |        |         |     |     |     |     |     |     |     |
| Bit Position  | 15  | i 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |         |        |     |                    |     |        |         |     |     |     |     |     |     |     |
| Access        | R/W | R/W                                  | R/W     | R/W    | R/W | R/W                | R/W | R/W    | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | Signe                                | d Expon | ent, N |     | Signed Mantissa, Y |     |        |         |     |     |     |     |     |     |     |
| Default Value | 0   | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0      |         |        |     |                    |     |        |         |     |     |     |     |     |     |     |


### MFR\_SMBALERT\_MASK (DBh)

Definition: The MFR\_SMBALERT\_MASK command is used to prevent faults from activating the SALRT pin. The bits in each byte correspond to a specific fault type as defined in the STATUS command.

Data Length in Bytes: 7

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: 00 00 00 00 00 00 00 00 (No faults masked) Units: N/A

| COMMAND              |     | MFR_SMBALT_MASK (DBh) |     |            |            |     |     |     |  |  |  |  |
|----------------------|-----|-----------------------|-----|------------|------------|-----|-----|-----|--|--|--|--|
| Format               |     | Bit Field             |     |            |            |     |     |     |  |  |  |  |
| Access               | R/W | R/W                   | R/W | R/W        | R/W        | R/W | R/W | R/W |  |  |  |  |
| Function             |     |                       |     | See follow | ving table |     |     |     |  |  |  |  |
| Bit Position         | 55  | 54                    | 53  | 52         | 51         | 50  | 49  | 48  |  |  |  |  |
| Default Value Byte 6 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 47  | 46                    | 45  | 44         | 43         | 42  | 41  | 40  |  |  |  |  |
| Default Value Byte 5 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 39  | 38                    | 37  | 36         | 35         | 34  | 33  | 32  |  |  |  |  |
| Default Value Byte 4 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 31  | 30                    | 29  | 28         | 27         | 26  | 25  | 24  |  |  |  |  |
| Default Value Byte 3 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 23  | 22                    | 21  | 20         | 19         | 18  | 17  | 16  |  |  |  |  |
| Default Value Byte 2 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 15  | 14                    | 13  | 12         | 11         | 10  | 9   | 8   |  |  |  |  |
| Default Value Byte 1 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |
| Bit Position         | 7   | 6                     | 5   | 4          | 3          | 2   | 1   | 0   |  |  |  |  |
| Default Value Byte 0 | 0   | 0                     | 0   | 0          | 0          | 0   | 0   | 0   |  |  |  |  |

| BYTE | STATUS BYTE NAME    | MEANING   |
|------|---------------------|---|
| 6    | STATUS_MFR_SPECIFIC | Mask manufacturer specific faults as identified in the STATUS_MFR_SPECIFIC byte.              |
| 5    | STATUS_OTHER        | Not used  |
| 4    | STATUS_CML          | Mask communications, memory or logic specific faults as identified in the STATUS_CML<br>byte. |
| 3    | STATUS_TEMPERATURE  | Mask temperature specific faults as identified in the STATUS_TEMPERATURE byte                 |
| 2    | STATUS_INPUT        | Mask input specific faults as identified in the STATUS_INPUT byte                             |
| 1    | STATUS_IOUT         | Mask output current specific faults as identified in the STATUS_IOUT byte                     |
| 0    | STATUS_VOUT         | Mask output voltage specific faults as identified in the STATUS_VOUT byte                     |

#### TEMPCO\_CONFIG (DCh)

Definition: Configures the correction factor and temperature measurement source when performing temperature coefficient correction for current sense. TEMPCO\_CONFIG values are applied as negative correction to a positive temperature coefficient. TEMPCO\_CONFIG should be set to 3900ppm (27h) when using inductor DCR current sensing in order to compensate for the variation in inductor resistance due to the temperature coefficient of copper. When using the ISL9922X Smart Power Stage, TEMPCO\_CONFIG should be set to Oppm (00h) since the IMON signal from the ISL9922X is internally compensated for temperature.

Paged or Global: Paged

Data Length in Bytes: 1 Data Format: Bit Field

Type: R/W

#### Protectable: Yes

Default Value: 00h (0ppm/°C, copper)

Equation: To determine the hex value of the Tempco Correction factor (TC) for current scale of a power stage current sensing, first determine the temperature coefficient of resistance for the sensing element, α. This is found with Equation 8:

$$\alpha = \frac{R_{_{REF}} - R}{R_{_{REF}}(T_{_{REF}} - T)}$$

(EQ. 8)

Where:

R = Sensing element resistance at temperature "T"

R<sub>REF</sub> = Sensing element resistance at reference temperature T<sub>REF</sub>

 $\alpha$  = Temperature coefficient of resistance for the sensing element material

T = Temperature measured by temperature sensor, in degrees Celsius

 $T_{REF}$  = Reference temperature that  $\alpha$  is specified at for the sensing element material

After a is determined, convert the value in units of 100ppm/°C. This value is then converted to a hex value with Equation 9:

$$TC = \frac{\alpha \times 10^6}{100}$$

(EQ. 9)

Range: 0 to 12700ppm/\*C

| COMMAND       |     | TEMPCO_CONFIG (DCh) |     |     |     |     |     |     |  |  |  |  |
|---------------|-----|---------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|
| Format        |     | Bit Field           |     |     |     |     |     |     |  |  |  |  |
| Bit Position  | 7   | 6                   | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |  |
| Access        | R/W | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |
| Function      |     | See Following Table |     |     |     |     |     |     |  |  |  |  |
| Default Value | 0   | 0                   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |  |  |

| BITS | PURPOSE   | VALUE | DESCRIPTION  |
|------|---|-------|--|
|      |   | 0     | Selects the internal temperature sensor  |
| 7    | Selects the temp sensor source for tempco correction                  | 1     | Selects the XTEMP pin for temperature measurements (2N3904 Junction)<br>Note that XTEMP must be enabled in USER_CONFIG, bit 1. |
| 6:0  | Sets the tempco correction in units of 100ppm/'C for<br>IOUT_CAL_GAIN | тс    | RSEN (DCR) = IOUT_CAL_GAIN x (1+TC x (T-25))<br>Where RSEN = resistance of sense element                                       |



#### PINSTRAP\_READ\_STATUS (DDh)

Definition: Reads back 7 bytes of 8 bit values that represent the pin-strap settings of each of the device's pin-strap pins. This value corresponds to a resistor value, a high, a low or an open condition. The pin decode values correspond to pin-strap settings according to Table 9:

|        | -         | _ |        |        |
|--------|-----------|---|--------|--------|
| R (kΩ) | DECODE    |   | R (kΩ) | DECODE |
| 10     | 00        | 1 | 51.1   | 11     |
| 11     | 01        | 1 | 56.2   | 12     |
| 12.1   | 02        | 1 | 61.9   | 13     |
| 13.3   | 03        |   | 68.1   | 14     |
| 14.7   | 04        | 1 | 75     | 15     |
| 16.2   | 05        | 1 | 82.5   | 16     |
| 17.8   | 06        | ] | 90.9   | 17     |
| 19.6   | 07        | ] | 100    | 18     |
| 21.5   | 08        |   | 110    | 19     |
| 23.7   | 09        | ] | 121    | 1A     |
| 26.1   | OA        | ] | 133    | 18     |
| 28.7   | OB        | ] | 147    | 10     |
| 31.6   | 00        |   | 162    | 1D     |
| 34.8   | OD        | ] | 178    | 1E     |
| 38.3   | OE        |   | LOW    | F1     |
| 42.2   | OF        |   | OPEN   | F2     |
| 46.4   | 10        |   | HIGH   | F3     |
|        | Unmeasure | d |        | F4     |

Paged or Global: Global Data Length in Bytes: 7 Data Format: Bit Field Type: Read Only Protectable: Yes Default Value: Pin-strap settings Units: N/A

| COMMAND       |           |                           |    |           |           |    | REA | D_PINS | IRAP (DI               | Dh)    |          |    |    |    |    |    |
|---------------|-----------|---------------------------|----|-----------|-----------|----|-----|--------|------------------------|--------|----------|----|----|----|----|----|
| Format        |           | Bit Field                 |    |           |           |    |     |        |                        |        |          |    |    |    |    |    |
| Bit Position  |           |                           |    |           |           |    |     |        | 55                     | 54     | 53       | 52 | 51 | 50 | 49 | 48 |
| Access        |           |                           |    |           |           |    |     |        | R                      | R      | R        | R  | R  | R  | R  | R  |
| Function      |           |                           |    |           |           |    |     |        | AS                     | SCRCFG | Pin Deco | de |    |    |    |    |
| Default Value |           | ASCRCFG Pin-strap Setting |    |           |           |    |     |        |                        |        |          |    |    |    |    |    |
| Format        |           |                           |    |           |           |    |     | Bit    | Field                  |        |          |    |    |    |    |    |
| Bit Position  | 47        | 46                        | 45 | 44        | 43        | 42 | 41  | 40     | 39                     | 38     | 37       | 36 | 35 | 34 | 33 | 32 |
| Access        | R         | R                         | R  | R         | R         | R  | R   | R      | R                      | R      | R        | R  | R  | R  | R  | R  |
| Function      |           |                           |    | CFG Pin   | Decode    |    |     |        | SYNC Pin Decode        |        |          |    |    |    |    |    |
| Default Value |           |                           | a  | FG Pin-st | rap Setti | ng |     |        | SYNC Pin-strap Setting |        |          |    |    |    |    |    |
| Format        | Bit Field |                           |    |           |           |    |     |        |                        |        |          |    |    |    |    |    |

TABLE 9.

| COMMAND       |    |    |    |           |           | R    | EAD_PI | ISTRAP | (DDh) (0                | ontinued | 9  |    |    |    |    |    |
|---------------|----|----|----|-----------|-----------|------|--------|--------|-------------------------|----------|----|----|----|----|----|----|
| Bit Position  | 31 | 30 | 29 | 28        | 27        | 26   | 25     | 24     | 23                      | 22       | 21 | 20 | 19 | 18 | 17 | 16 |
| Access        | R  | R  | R  | R         | R         | R    | R      | R      | R                       | R        | R  | R  | R  | R  | R  | R  |
| Function      |    |    |    | UVLO Pir  | Decode    | •    |        |        | VSETO Pin Decode        |          |    |    |    |    |    |    |
| Default Value |    |    | UV | LO Pin-st | trap Sett | ing  |        |        | VSETO Pin-strap Setting |          |    |    |    |    |    |    |
| Format        |    |    |    |           |           |      |        | Bit F  | leld                    |          |    |    |    |    |    |    |
| Bit Position  | 15 | 14 | 13 | 12        | 11        | 10   | 9      | 8      | 7                       | 6        | 5  | 4  | 3  | 2  | 1  | 0  |
| Access        | R  | R  | R  | R         | R         | R    | R      | R      | R                       | R        | R  | R  | R  | R  | R  | R  |
| Function      |    |    | 1  | VSET1 PI  | n Decod   | e    |        |        | Reserved                |          |    |    |    |    |    |    |
| Default Value |    |    | VS | ET1 Pins  | trap Set  | ting |        |        | N/A                     |          |    |    |    |    |    |    |
|               |    |    |    |           |           |      |        |        |                         |          |    |    |    |    |    |    |
| DITE          |    |    |    | DRAFT     |           |      |        |        |                         |          |    |    |    |    |    |    |

| BITS  | PURPOSE            | VALUE  | DESCRIPTION                               |
|-------|--------------------|--------|---|
| 55:48 | ASCRCFG Pin Decode | 00-F4h | Decode value of ASCRCFG pin-strap setting |
| 47:40 | CFG Pin Decode     | 00-F4h | Decode value of CFG pin-strap setting     |
| 39:32 | SYNC Pin Decode    | 00-F4h | Decode value of SYNC pin-strap setting    |
| 31:24 | UVLO Pin Decode    | 00-F4h | Decode value of UVLO pin-strap setting    |
| 23:16 | VSETO Pin Decode   | 00-F4h | Decode value of VSETO pin-strap setting   |
| 15:8  | VSET1 Pin Decode   | 00-F4h | Decode value of VSET1 pin-strap setting   |
| 7:0   | Not Used           | FF     | Not used                                  |

#### ASCR\_CONFIG (DFh)

Definition: Allows user configuration of ASCR settings. ASCR gain and residual value are automatically set by the LGABOD based on input voltage and output voltage. ASCR gain is analogous to bandwidth, ASCR residual is analogous to damping. To improve load transient response performance, increase ASCR gain. To lower transient response overshoot, increase ASCR residual. Increasing ASCR gain can result in increased PWM jitter and should be evaluated in the application circuit. Excessive ASCR gain can lead to excessive output voltage ripple. Increasing ASCR residual to improve transient response damping can result in slower recovery times, but will not affect the peak output voltage deviation. Typical ASCR gain settings range from 100 to 1000, and ASCR residual settings range from 10 to 90.

Paged or Global: Paged

Data Length in Bytes: 4

Data Format: Bit Field and nonsigned binary

Type: R/W

Protectable: Yes

Default Value: ASCRCFG pin-strap setting Units: N/A

| COMMAND       |  | ASCR_CONFIG (DFh)                |     |     |     |     |        |           |           |       |     |     |     |     |     |     |
|---------------|--|----------------------------------|-----|-----|-----|-----|--------|-----------|-----------|-------|-----|-----|-----|-----|-----|-----|
| Format        |  |                                  |     |     |     |     | Bit Fi | eld/Line  | ar-S Uns  | igned |     |     |     |     |     |     |
| Bit Position  | 31   | 30                               | 29  | 28  | 27  | 26  | 25     | 24        | 23        | 22    | 21  | 20  | 19  | 18  | 17  | 16  |
| Access        | R/W  | R/W                              | R/W | R/W | R/W | R/W | R/W    | R/W       | R/W       | R/W   | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |  |                                  |     |     |     |     | 5      | ee Follow | wing Tabi | le    |     |     |     |     |     |     |
| Default Value | 0 0 0 0 0 0 0 1 ASCRCFG Pin-strap Setting (residual) |                                  |     |     |     |     |        |           |           |       |     |     |     |     |     |     |
| Format        |  |                                  |     |     |     |     | L      | inear-16  | Unsigne   | d     | _   |     |     |     |     |     |
| Bit Position  | 15   | 14                               | 13  | 12  | 11  | 10  | 9      | 8         | 7         | 6     | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W  | R/W                              | R/W | R/W | R/W | R/W | R/W    | R/W       | R/W       | R/W   | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |  |                                  |     |     |     |     | 5      | ee Follow | ving Tabl | le    |     |     |     |     |     |     |
| Default Value |  | ASCRCFG Pin-strap Setting (gain) |     |     |     |     |        |           |           |       |     |     |     |     |     |     |

| BITS  | PURPOSE               | VALUE    | DESCRIPTION   |
|-------|-----------------------|----------|---------------|
| 31:25 | Not Used              | 0000000h | Not used      |
| 24    | ASOD Fashia           | 1        | Enable        |
|       | ABUK ENDDIE           | 0        | Disable       |
| 23:16 | ASCR Residual Setting | 0 - 7Fh  | ASCR residual |
| 15:0  | ASCR Gain Setting     | 0-FFh    | ASCR gain     |

#### SEQUENCE (E0h)

Definition: Identifies the Rail DDC ID of the prequel and sequel rails when performing multirail sequencing. The device will enable its output when its EN or OPERATION enable state, as defined by ON\_OFF\_CONFIG, is set and the prequel device has issued a power-good event on the DDC bus as a result of the prequel's Power-good (PG) signal going high. The device will disable its output (using the programmed delay values) when the sequel device has issued a power-down event on the DDC bus at the completion of its ramp-down (its output voltage is OV).

The data field is a two-byte value. The most-significant byte contains the 5-bit Rail DDC ID of the prequel device. The least-significant byte contains the 5-bit Rail DDC ID of the sequel device. The most significant bit of each byte contains the enable of the prequel or sequel mode. This command overrides the corresponding sequence configuration set by the CONFIG pin settings.

Paged or Global: Paged Data Length in Bytes: 2 Data Format: Bit Field Type: R/W

Protectable: Yes

Default Value: OOh (prequel and sequel disabled)

| COMMAND       |     | SEQUENCE (E0h)      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|---------------|-----|---------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Format        |     | Bit Field           |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| Bit Position  | 15  | 14                  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W | R/W                 | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | See Following Table |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| Default Value | 0   | 0                   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| BIT      | FIELD NAME          | VALUE | SETTING  | DESCRIPTION  |
|----------|---------------------|-------|----------|--|
| 45       | Proceed Enable      | 0     | Disable  | Disable, no prequel preceding this rail              |
| 10       | Prequei Enable      | 1     | Enable   | Enable, prequel to this rall is defined by bits 12:8 |
| 14:13    | Not Used            | 0     | Not Used | Not used   |
| 12:8     | Prequel Rail DDC ID | 0-31d | DDC ID   | Set to the DDC ID of the prequel rail                |
| -        | Securi Eachie       | 0     | Disable  | Disable, no sequel following this rall               |
| <b>'</b> | Sequel Enable       | 1     | Enable   | Enable, sequel to this rall is defined by bits 4:0   |
| 6:5      | Not Used            | 0     | Not Used | Not used   |
| 4:0      | Sequel Rail DDC ID  | 0-31d | DDC ID   | Set to the DDC ID of the sequel rall                 |

#### TRACK\_CONFIG (E1h)

Definition: Configures the voltage tracking modes of the device. Single device (Channel 0, Channel 1 or 2-phase) tracking is supported. Tracking as part of a 4-, 6- or 8-phase current sharing group is not supported. When tracking, the TOFF\_DELAY in the tracking device must be greater than TOFF\_DELAY + TOFF\_FALL in the device being tracked. When configured to track, VOUT\_COMMAND must be set to the desired steady state output voltage.

Data Length in Bytes: 1

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: 00h

| COMMAND       |     |               |     | TRACK_CO        | NFIG (E1h) |   |   |   |  |  |  |  |  |  |  |
|---------------|-----|---------------|-----|-----------------|------------|---|---|---|--|--|--|--|--|--|--|
| Format        |     | Bit Field     |     |                 |            |   |   |   |  |  |  |  |  |  |  |
| Bit Position  | 7   | 6             | 5   | 4               | 3          | 2 | 1 | 0 |  |  |  |  |  |  |  |
| Access        | R/W | R/W           | R/W | R/W R/W R/W R/W |            |   |   |   |  |  |  |  |  |  |  |
| Function      |     |               |     | See Follow      | ving Table |   |   |   |  |  |  |  |  |  |  |
| Default Value | 0   | 0 0 0 0 0 0 0 |     |                 |            |   |   |   |  |  |  |  |  |  |  |

| BIT | FIELD NAME               | VALUE | SETTING        | DESCRIPTION                                  |
|-----|--------------------------|-------|----------------|--|
| 7   | Voltage Tracking Control | 0     | Disable        | Tracking is Disabled.                        |
| · · | voltage fracking control | 1     | Enable         | Tracking is Enabled.                         |
| 6:3 | Not Used                 | 0000  | Not Used       | Not used                                     |
|     | Tracking Patie Control   | 0     | 100%           | Output Tracks at 100% ratio of VTRK input.   |
| -   | Tracking Rado Control    | 1     | 50%            | Output Tracks at 50% ratio of VTRK input.    |
| 4   | Tracking Upper Limit     | 0     | Target Voltage | Output Voltage is Limited by Target Voltage. |
| -   | tracking opper Limit     | 1     | VTRK Voltage   | Output Voltage is Limited by VTRK Voltage.   |
| 0   | Not Used                 | 0     | Not Used       | Not used                                     |

#### DDC\_GROUP (E2h)

Definition: Rails (output voltages) are assigned Group numbers in order to share specified behaviors. The DDC\_GROUP command configures fault spreading group ID and enable, broadcast OPERATION group ID and enable, and broadcast VOUT\_COMMAND group ID and enable. Note that DDC Groups are separate and unique from DDC Rail IDs (see <u>DDC\_CONFIG (D3h)</u> on page 65). Current sharing rails need to be in the same DDC Group in order to respond to broadcast VOUT\_COMMAND and OPERATION commands. Power fail event responses (and phases) are automatically spread in Phase 0 and 1 when the LGABOD is operating in 2-phase current sharing mode when it is configured using DDC\_CONFIG, regardless of its setting in DDC\_GROUP.

Paged or Global: Paged

Data Length in Bytes: 34

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: Set by CFG pin-strap setting

| COMMAND       |     | DDC_GROUP (E2h)                                 |     |        |      |          |        |         |         |        |     |     |      |          |       |     |
|---------------|-----|---|-----|--------|------|----------|--------|---------|---------|--------|-----|-----|------|----------|-------|-----|
| Format        |     | Bit Field                                       |     |        |      |          |        |         |         |        |     |     |      |          |       |     |
| Bit Position  | 31  | 11 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 |     |        |      |          |        |         |         |        |     |     |      |          |       | 16  |
| Access        | R/W | R/W   | R/W | R/W    | R/W  | R/W      | R/W    | R/W     | R/W     | R/W    | R/W | R/W | R/W  | R/W      | R/W   | R/W |
| Function      |     | Not Used EN> VOUT_COMMAND Group ID              |     |        |      |          |        |         |         |        |     |     |      |          |       |     |
| Default Value |     | Set by CFG Pin-strap Setting                    |     |        |      |          |        |         |         |        |     |     |      |          |       |     |
| Format        | 8   |   |     |        |      |          |        | Bit     | leid    |        |     |     |      |          |       |     |
| Bit Position  | 15  | 14  | 13  | 12     | 11   | 10       | 9      | 8       | 7       | 6      | 5   | 4   | 3    | 2        | 1     | 0   |
| Access        | R/W | R/W   | R/W | R/W    | R/W  | R/W      | R/W    | R/W     | R/W     | R/W    | R/W | R/W | R/W  | R/W      | R/W   | R/W |
| Function      | Not | Used  | EN> | С.<br> | OPER | ATION Gr | oup ID |         | Not     | Used   | EN> |     | Powe | Fall Gro | up ID |     |
| Default Value |     |   |     |        |      |          | Set b  | CFG Pla | strap S | etting |     | 201 |      |          |       |     |

| BITS  | PURPOSE                         | VALUE | DESCRIPTION   |
|-------|---------------------------------|-------|---|
| 31:22 | Not Used                        | 00    | Not used  |
| 24    | BROADCAST WHIT COMMAND INCOM    | 1     | Responds to broadcast VOUT_COMMAND with same Group ID                         |
| "     | BROADCASI_VOOT_COMMAND response | 0     | Ignores broadcast VOUT_COMMAND  |
| 20:16 | BROADCAST_VOUT_COMMAND group ID | 0-31d | Group ID sent as data for broadcast VOUT_COMMAND events                       |
| 15:14 | Not Used                        | 00    | Not used  |
|       | BRANCAST OFFICIAL MAN           | 1     | Responds to broadcast OPERATION with same Group ID                            |
| 10    | BROADCAST_OPERATION response    | 0     | Ignores broadcast OPERATION   |
| 12:8  | BROADCAST_OPERATION group ID    | 0-31d | Group ID sent as data for broadcast OPERATION events                          |
| 7:6   | Not Used                        | 00    | Not used  |
|       | DOLLED FAIL CONTRACT            | 1     | Responds to POWER_FAIL events with same Group ID by shutting down immediately |
| •     | FUNER_FAIL response             | 0     | Responds to POWER_FAIL events with same Group ID with sequenced shutdown      |
| 4:0   | POWER_FAIL group ID             | 0-31d | Group ID sent as data for broadcast POWER_FAIL events                         |



#### DEVICE\_ID (E4h)

Definition: Returns the 16-byte (character) device identifier string. The format is: Part number, Major Revision, (period), Minor Revision, Engineering version letter Paged or Global: Global Data Length in Bytes: 16 Data Format: ASCII. ISO/IEC 8859-1. Type: Block Read Protectable: Read Only Default Value: Units: N/A

| COMMAND       | DEVICE_JD (E4h)                           |                                       |  |  |        |       |  |  |  |  |      |      |  |     |     |       |
|---------------|---|---------------------------------------|--|--|--------|-------|--|--|--|--|------|------|--|-----|-----|-------|
| Format        |   | Characters (Bytes)                    |  |  |        |       |  |  |  |  |      |      |  |     |     |       |
| Characters    | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |  |  |        |       |  |  |  |  |      |      |  |     |     |       |
| Access        | R   | R R R R R R R R R R R R R R           |  |  |        |       |  |  |  |  |      |      |  |     |     |       |
| Function      |   |                                       |  |  | Part N | umber |  |  |  |  | Maj. | Rev. |  | Min | Rev | Engr. |
| Default Value | z   | Z L 8 8 0 0 · · · · · · ·             |  |  |        |       |  |  |  |  |      |      |  |     |     |       |
|               | * Current revision at time of manufacture |                                       |  |  |        |       |  |  |  |  |      |      |  |     |     |       |

#### MFR\_IOUT\_OC\_FAULT\_RESPONSE (E5h)

Definition: Configures the IoUT overcurrent fault response as defined by the table below. The command format is the same as the PMBus<sup>™</sup> standard fault responses except that it sets the overcurrent status bit in STATUS\_IOUT. The retry time is the time between restart attempts.

Paged or Global: Paged Data Length in Bytes: 1

Data Format: Bit Field

Type: R/W

Protectable: Yes

#### Default Value: 80h (immediate shutdown, no retries)

Units: Retry time unit = 35ms

| COMMAND       |     |                 | MFR | JOUT_OC_FAU | LT_RESPONSE | (E5h) |     |     |  |  |  |  |  |  |  |
|---------------|-----|-----------------|-----|-------------|-------------|-------|-----|-----|--|--|--|--|--|--|--|
| Format        |     | Bit Field       |     |             |             |       |     |     |  |  |  |  |  |  |  |
| Bit Position  | 7   | 6               | 5   | 4           | 3           | 2     | 1   | 0   |  |  |  |  |  |  |  |
| Access        | R/W | R/W             | R/W | R/W         | R/W         | R/W   | R/W | R/W |  |  |  |  |  |  |  |
| Function      |     |                 |     | See Follow  | wing Table  |       |     |     |  |  |  |  |  |  |  |
| Default Value | 1   | 1 0 0 0 0 0 0 0 |     |             |             |       |     |     |  |  |  |  |  |  |  |

| BIT | FIELD NAME   | VALUE   | DESCRIPTION   |
|-----|--|---------|---|
|     | Response behavior, for all modes, the  | 00      | Not used  |
|     | evice:<br>• Pulls SALRT low  | 01      | Not used  |
| 7:6 | Sets the related fault bit in the  | 10      | Disable without delay and retry according to the setting in bits 5:3.   |
|     | status registers. Fault bits are only<br>cleared by the CLEAR_FAULTS<br>command. | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled<br>when the fault is no longer present.  |
|     |  | 000     | No retry. The output remains disabled until the fault is cleared.   |
|     |  | 001-110 | Not used  |
| 5:3 | Retry Setting  | 111     | Attempts to restart continuously, without checking if the fault is still present, until it is<br>commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is<br>removed, or another fault condition causes the unit to shut down. The time between the<br>start of each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay  | 000-111 | Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments.<br>Range is 35ms to 280ms.  |



#### MFR\_IOUT\_UC\_FAULT\_RESPONSE (E6h)

Definition: Configures the I<sub>OUT</sub> undercurrent fault response as defined by the table below. The command format is the same as the PMBus<sup>™</sup> standard fault responses except that it sets the undercurrent status bit in STATUS\_IOUT. The retry time is the time between restart attempts.

Data Length in Bytes: 1

Paged or Global: Paged

Data Format: Bit Field

Type: R/W

Protectable: Yes

Default Value: 80h (Immediate shutdown, no retries)

Units: Retry time unit = 35ms

| COMMAND       |     |                 | MFR | JOUT_UC_FAU | T_RESPONSE | (E6h) |     |     |  |  |  |  |  |  |  |
|---------------|-----|-----------------|-----|-------------|------------|-------|-----|-----|--|--|--|--|--|--|--|
| Format        |     | Bit Field       |     |             |            |       |     |     |  |  |  |  |  |  |  |
| Bit Position  | 7   | 7 6 5 4 3 2 1 0 |     |             |            |       |     |     |  |  |  |  |  |  |  |
| Access        | R/W | R/W             | R/W | R/W         | R/W        | R/W   | R/W | R/W |  |  |  |  |  |  |  |
| Function      |     |                 |     | See Follow  | ving Table |       |     |     |  |  |  |  |  |  |  |
| Default Value | 1   | 1 0 0 0 0 0 0 0 |     |             |            |       |     |     |  |  |  |  |  |  |  |

| BIT | FIELD NAME  | VALUE   | DESCRIPTION  |
|-----|---|---------|--|
| 7:6 | Response behavior, for all modes, the device:   | 00      | Not used   |
|     | <ul> <li>Pulls SALRT low</li> <li>Sets the related fault bit in the status</li> </ul> | 01      | Not used   |
|     | registers. Fault bits are only cleared by the   | 10      | Disable without delay and retry according to the setting in bits 5:3.  |
|     | CERT, ADEID Command.  | 11      | Output is disabled while the fault is present. Operation resumes and the output is<br>enabled when the fault is no longer present.   |
|     |   | 000     | No retry. The output remains disabled until the fault is cleared.  |
|     |   | 001-110 | Not used   |
| 5:3 | Retry Setting   | 111     | Attempts to restart continuously, without checking if the fault is still present, until it<br>is commanded OFF (by the CONTROL pin or OPERATION command or both), bias<br>power is removed, or another fault condition causes the unit to shut down. The time<br>between the start of each attempt to restart is set by the value in bits [2:0] multiplied<br>by 35ms. |
| 2:0 | Retry Delay   | 000-111 | Retry delay time = (Value +1) *35ms. Sets the time between retries in 35ms<br>increments. Range is 35ms to 280ms.  |

#### IOUT\_AVG\_OC\_FAULT\_LIMIT (E7h)

Definition: Sets the I<sub>OUT</sub> average overcurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the current sense blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the current sense blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the current sense blanking time (which occurs at the beginning of the D interval). This feature shares the OC fault bit operation (in STATUS\_IOUT) and OC fault response with IOUT\_ OC\_FAULT\_LIMIT.

Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: CFG pin-strap setting

Units: Amperes

Equation: IOUT\_AVG\_OC\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: -100A to 100A

| COMMAND       |           | IOUT_AVG_OC_FAULT_LIMIT (E7h)           |         |        |  |  |  |  |  |       |         |        |  |  |  |  |
|---------------|-----------|---|---------|--------|--|--|--|--|--|-------|---------|--------|--|--|--|--|
| Format        | Linear 11 |   |         |        |  |  |  |  |  |       |         |        |  |  |  |  |
| Bit Position  | 15        | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |         |        |  |  |  |  |  |       |         |        |  |  |  |  |
| Access        | R/W       | R/W |         |        |  |  |  |  |  |       |         |        |  |  |  |  |
| Function      |           | Signe                                   | d Expon | ent, N |  |  |  |  |  | Signe | d Manti | ssa, Y |  |  |  |  |
| Default Value |           | CFG Pin-strap Setting                   |         |        |  |  |  |  |  |       |         |        |  |  |  |  |

#### IOUT\_AVG\_UC\_FAULT\_LIMIT (E8h)

Definition: Sets the I<sub>OUT</sub> average undercurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the current sense blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the current sense blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the current sense blanking time (which occurs at the beginning of the D interval). This feature shares the UC fault bit operation (in STATUS\_IOUT) and UC fault response with IOUT\_UC\_FAULT\_LIMIT.

#### Paged or Global: Paged

Data Length in Bytes: 2

Data Format: Linear-11

Type: R/W

Protectable: Yes

Default Value: -1 X IOUT\_AVG\_OC\_FAULT\_LIMIT as set by CFG pin-strap setting

Units: Amperes

Equation: IOUT\_AVG\_UC\_FAULT\_LIMIT = Y×2<sup>N</sup>

Range: -100A to 100A

| COMMAND       |           | IOUT_AVG_UC_FAULT_LIMIT (E8h)                                |         |        |  |  |  |  |  |       |          |        |  |  |  |  |
|---------------|-----------|--|---------|--------|--|--|--|--|--|-------|----------|--------|--|--|--|--|
| Format        | Linear 11 |  |         |        |  |  |  |  |  |       |          |        |  |  |  |  |
| Bit Position  | 15        | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0                        |         |        |  |  |  |  |  |       |          |        |  |  |  |  |
| Access        | R/W       | R/W                      |         |        |  |  |  |  |  |       |          |        |  |  |  |  |
| Function      |           | Signe  | d Expon | ent, N |  |  |  |  |  | Signe | ed Manti | ssa, Y |  |  |  |  |
| Default Value |           | -1 X IOUT_AVG_OC_FAULT_LIMIT as set by CFG Pin-strap Setting |         |        |  |  |  |  |  |       |          |        |  |  |  |  |

#### USER\_GLOBAL\_CONFIG (E9h)

Definition: This command is used to set options for output voltage sensing, VMON/TMON pin configuration, SMBus time-out and DDC and SYNC output configurations. Paged or Global: Global

Data Length in Bytes: 2 Data Format: Bit Field Type: R/W Protectable: Yes

Default Value: Set by CFG pin-strap setting Units: N/A

| COMMAND       |     | USER_GLOBAL_CONFIG (E9h)              |     |     |     |     |       |           |          |         |     |     |     |     |     |     |
|---------------|-----|---------------------------------------|-----|-----|-----|-----|-------|-----------|----------|---------|-----|-----|-----|-----|-----|-----|
| Format        |     | Bit Field                             |     |     |     |     |       |           |          |         |     |     |     |     |     |     |
| Bit Position  | 15  | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |     |     |     |     |       |           |          |         |     |     |     |     |     |     |
| Access        | R/W | R/W                                   | R/W | R/W | R/W | R/W | R/W   | R/W       | R/W      | R/W     | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     |                                       |     |     |     |     | s     | ee Follov | ving Tab | le      |     |     |     |     |     |     |
| Default Value |     |                                       |     |     |     |     | Set b | CEG Pir   | estrap S | ietting |     |     |     |     |     |     |

| BITS  | PURPOSE   | VALUE  | DESCRIPTION   |
|-------|---|--------|---|
| 15:13 | Not Used  | 000000 | Not used  |
| 12    | VMON/TMON Config                                    | 0      | MFR_READ_VMON returns voltage on VMON pin in Volts. External 16:1<br>voltage divider needed on VMON/TMON pin (pin 6) to voltage being<br>monitored. |
|       |   | 1      | READ_TEMPERATURE_3 returns TMON in *C. External 2:1 voltage divider<br>needed on VMON/TMON pin (pin 6) to SPS TMON pin.                             |
| 11:10 | Not Used  | 00     | Not used  |
|       |   | 00     | Output 0 uses VSENO, Output 1 uses VSEN1  |
| 9:8   | VSENSE Select for monitoring and fault<br>detection | 01     | Both outputs use VSEN0  |
|       |   | 10-11  | Not used  |
| 7     | Not Used  | 0      | Not used  |
| 6     | DDC output Confiduration                            | 0      | DDC output open drain   |
| °.    | bbe output comgaration                              | 1      | DDC output push-pull  |
| 5     | Not Used  | 0      | Not used  |
| 4     | Disable SMR III Time Outs                           | 0      | SMBus time-outs enabled   |
| -     | Disable SMBds Time-Outs                             | 1      | SMBus time-outs disabled  |
| 3     | Not Used  | 0      | Not used  |
|       |   | 00     | Use internal clock (frequency initially set with pin-strap)   |
| ~     | Sec. 1/0 Control                                    | 01     | Use internal clock and output internal clock (not for use with pin-strap)   |
| 21    | Sync (/ O Control                                   | 10     | Use external clock  |
|       |   | 11     | Not used  |
| 0     | Not Used  | 0      | Not used  |

#### SNAPSHOT (EAh)

Definition: The SNAPSHOT command is a 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to flash either during a fault condition or via a system-defined time using the SNAPSHOT\_CONTROL command. Snapshot is continuously updated in RAM and can be read using the SNAPSHOT command. When a fault occurs, the latest snapshot in RAM is stored to flash. Snapshot data can read back by writing a 01h to the SNAPSHOT\_CONTROL command, then reading SNAPSHOT.

Paged or Global: Paged Data Length in Bytes: 32 Data Format: Bit Field Type: Block Read Protectable: No Default Value: N/A Units: N/A

| BYTE NUMBER | VALUE                             | PMBus <sup>re</sup> COMMAND | FORMAT                    |
|-------------|-----------------------------------|-----------------------------|---------------------------|
| 31:23       | Not Used                          | Not Used                    | 0000h                     |
| 22          | Flash Memory Status Byte          | N/A                         | Bit Field                 |
| 21          | Manufacturer Specific Status Byte | STATUS_MFR_SPECIFIC (80h)   | 1 Byte Bit Field          |
| 20          | CML Status Byte                   | STATUS_CML (7Eh)            | 1 Byte Bit Field          |
| 19          | Temperature Status Byte           | STATUS_TEMPERATURE (7Dh)    | 1 Byte Bit Field          |
| 18          | Input Status Byte                 | STATUS_INPUT (7Ch)          | 1 Byte Bit Field          |
| 17          | I <sub>OUT</sub> Status Byte      | STATUS_IOUT (7Bh)           | 1 Byte Bit Field          |
| 16          | V <sub>OUT</sub> Status Byte      | STATUS_VOUT (7Ah)           | 1 Byte Bit Field          |
| 15:14       | Switching Frequency               | READ_FREQUENCY (95h)        | 2 Byte Linear-11          |
| 13:12       | External Temperature              | READ_TEMPERATURE_2 (8Eh)    | 2 Byte Linear 11          |
| 11:10       | Internal Temperature              | READ_TEMPERATURE_1 (8Dh)    | 2 Byte Linear-11          |
| 9:8         | Duty Cycle                        | READ_DUTY_CYCLE (94h)       | 2 Byte Linear-11          |
| 7:6         | Highest Measured Output Current   | N/A                         | 2 Byte Linear 11          |
| 5:4         | Output Current                    | READ_IOUT (8Ch)             | 2 Byte Linear-11          |
| 3:2         | Output Voltage                    | READ_VOUT (8Bh)             | 2 Byte Linear 16 Unsigned |
| 1:0         | Input Voltage                     | READ_VIN (88h)              | 2 Byte Linear-11          |

#### LEGACY\_FAULT\_GROUP (F0h)

Definition: This command allows the LGABOD to sequence and fault spread with devices other than the ZL8800 family of ICs. This command sets which rail DDC IDs should be listened to for fault spreading information. The data sent is a 4-byte, 32-bit bit vector where every bit represents a rail's DDC ID. A bit set to 1 indicates a device DDC ID to which the configured device will respond upon receiving a fault spreading event. In this vector, bit 0 of byte 0 corresponds to the rail with DDC ID 0. Following through, Bit 7 of byte 3 corresponds to the rail with DDC ID 31.

NOTE: The device/rail's own DDC ID should not be set within the LEGACY\_FAULT\_GROUP command for that device/rail.

All devices in a current share rail must shut down for the rail to report a shutdown.

If fault spread mode is enabled in USER\_CONFIG, the device will immediately shut down if on of its DDC\_GROUP members fail. The device/rail will attempt its configured restart only after all devices/rails within the DDC\_GROUP have cleared their faults. If fault spread mode is disabled in USER\_CONFIG, the device will perform a sequenced shutdown as defined by the SEQUENCE command setting. The rails/devices in a sequencing set only attempt their configured restart after all faults have cleared within the DDC\_GROUP. If fault spread mode is disabled and sequencing is also disabled, the device will ignore faults from other devices and stay enabled.

Paged or Global: Paged Data Length in Bytes: 4 Data Format: Bit field Type: Block R/W

Protectable: Yes Default Value: 00000000h

| COMMAND       |     | LEGACY_FAULT_GROUP (FOh) |     |     |     |     |     |           |          |     |     |     |     |     |     |     |
|---------------|-----|--------------------------|-----|-----|-----|-----|-----|-----------|----------|-----|-----|-----|-----|-----|-----|-----|
| Format        |     | Bit Field                |     |     |     |     |     |           |          |     |     |     |     |     |     |     |
| Bit Position  | 31  | 30                       | 29  | 28  | 27  | 26  | 25  | 24        | 23       | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
| Access        | R/W | R/W                      | R/W | R/W | R/W | R/W | R/W | R/W       | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     | See Following Table      |     |     |     |     |     |           |          |     |     |     |     |     |     |     |
| Default Value | 0   | 0                        | 0   | 0   | 0   | 0   | 0   | 0         | 0        | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Format        |     |                          |     |     | 0   |     |     | Bit       | Field    |     |     | 0   |     |     |     |     |
| Bit Position  | 15  | 14                       | 13  | 12  | 11  | 10  | 9   | 8         | 7        | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W | R/W                      | R/W | R/W | R/W | R/W | R/W | R/W       | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      |     |                          |     |     |     |     | 5   | ee Follow | wing Tab | le  |     |     |     |     |     |     |
| Default Value | 0   | 0                        | 0   | 0   | 0   | 0   | 0   | 0         | 0        | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

| BIT  | FIELD NAME  | VALUE | SETTING   | DESCRIPTION  |
|------|-------------|-------|-----------|--|
| 31:0 | Fault Group | NA    | 00000000h | identifies the devices in the fault spreading group. |

#### SNAPSHOT\_CONTROL (F3h)

Definition: Writing a 01h will cause the device to copy the current SNAPSHOT values from NVRAM to the 32-byte SNAPSHOT command parameter. Writing a 02h will cause the device to write the current SNAPSHOT values to NVRAM, 03h will erase all SNAPSHOT values from NVRAM. Write (02h) and Erase (03h) may only be used when the device is disabled. All other values will be ignored. SNAPSHOT 03h must be written to the device when the device is DISABLED. Data will not be updated, or written to NVRAM after a fault occurs until the SNAPSHOT 03h command has been written.

Paged or Global: Paged

Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Byte

Protectable: Yes

Default Value: 00h

Delault value: 00

Units: N/A

| COMMAND       |     | SNAPSHOT_CONTROL (F3h) |     |     |     |     |     |     |  |  |  |  |  |  |
|---------------|-----|------------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|--|--|
| Format        |     | Bit Field              |     |     |     |     |     |     |  |  |  |  |  |  |
| Bit Position  | 7   | 6                      | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |  |  |  |
| Access        | R/W | R/W                    | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |  |  |
| Function      |     | See Following Table    |     |     |     |     |     |     |  |  |  |  |  |  |
| Default Value | 0   | 0                      | 0   | 0   | 0   | 0   | 0   | 0   |  |  |  |  |  |  |

| VALUE | DESCRIPTION                      |  |  |  |  |  |  |  |
|-------|----------------------------------|--|--|--|--|--|--|--|
| 01    | Read SNAPSHOT values from NVRAM  |  |  |  |  |  |  |  |
| 02    | Write SNAPSHOT values to NVRAM   |  |  |  |  |  |  |  |
| 03    | Erase SNAPSHOT values from NVRAM |  |  |  |  |  |  |  |

#### RESTORE\_FACTORY (F4h)

Definition: Restores the device to the hard-coded factory default values and pin-strap definitions. The device retains the DEFAULT and USER stores for restoring. Security level is changed to Level 1 following this command.

Paged or Global: Global Data Length in Bytes: 0 Data Format: N/A Type: Write Only Protectable: Yes Default Value: N/A Units: N/A



#### MFR\_VMON\_OV\_FAULT\_LIMIT (F5h)

Definition: Sets the VMON over-temperature fault threshold. The VMON overvoltage warn limit is automatically set to 90% of this fault value. If VMON is not used, set VMON\_OV\_FAULT\_RESPONSE to 00h, which will disable VMON OV faults entirely. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11. Type: R/W Protectable: Yes Default Value: C266h (2.4V) Units: Volts Equation: MFR\_VMON\_OV\_FAULT\_LIMIT = Y×2<sup>N</sup> Range: 0 to 20V

| COMMAND       |                    | MFR_VMON_OV_FAULT_LIMIT (F5h) |     |     |     |                    |     |     |     |     |     |     |     |     |     |     |
|---------------|--------------------|-------------------------------|-----|-----|-----|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Format        |                    | Lineardi                      |     |     |     |                    |     |     |     |     |     |     |     |     |     |     |
| Bit Position  | 15                 | 14                            | 13  | 12  | 11  | 10                 | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W                | R/W                           | R/W | R/W | R/W | R/W                | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      | Signed Exponent, N |                               |     |     |     | Signed Mantissa, Y |     |     |     |     |     |     |     |     |     |     |
| Default Value | 1                  | 1                             | 1   | 0   | 0   | 0                  | 1   | 0   | 0   | 1   | 1   | 0   | 0   | 1   | 1   | 0   |

#### MFR\_VMON\_UV\_FAULT\_LIMIT (F6h)

Definition: Sets the VMON undervoltage fault threshold. The VMON undervoltage warn limit is automatically set to 110% of this fault value. If VMON is not used, set VMON\_UV\_FAULT\_RESPONSE to 00h, which will disable VMON UV faults entirely.

Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11 Type: R/W Protectable: Yes Default Value: BOCch (0.2V) Units: Volts Equation: MFR\_VMON\_UV\_FAULT\_LIMIT = Y x 2<sup>N</sup> Range: 0 to 20V

| COMMAND       |                    | MFR_VMON_UV_FAULT_LIMIT (F6h) |     |     |     |                    |     |     |     |     |     |     |     |     |     |     |
|---------------|--------------------|-------------------------------|-----|-----|-----|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Format        |                    | Linear 11                     |     |     |     |                    |     |     |     |     |     |     |     |     |     |     |
| Bit Position  | 15                 | 14                            | 13  | 12  | 11  | 10                 | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W                | R/W                           | R/W | R/W | R/W | R/W                | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      | Signed Exponent, N |                               |     |     |     | Signed Mantissa, Y |     |     |     |     |     |     |     |     |     |     |
| Default Value | 1                  | 0                             | 1   | 1   | 0   | 0                  | 0   | 0   | 1   | 1   | 0   | 0   | 1   | 1   | 0   | 0   |



#### MFR\_READ\_VMON (F7h)

Definition: Reads the voltage on the VMON pin. Paged or Global: Global Data Length in Bytes: 2 Data Format: Linear-11 Type: Read Only Protectable: No Default Value: N/A Units: °C Equation: MFR\_READ\_VMON = Y x 2<sup>N</sup> Range: -200 °C to +200 °C

| COMMAND       |                    |     |     |     |     |                    | MFF | READ | VMON ( | F7h) |     |     |     |     |     |     |
|---------------|--------------------|-----|-----|-----|-----|--------------------|-----|------|--------|------|-----|-----|-----|-----|-----|-----|
| Format        |                    |     |     |     |     |                    |     | Line | ar-11  |      |     |     |     |     |     |     |
| Bit Position  | 15                 | 14  | 13  | 12  | 11  | 10                 | 9   | 8    | 7      | 6    | 5   | 4   | 3   | 2   | 1   | 0   |
| Access        | R/W                | R/W | R/W | R/W | R/W | R/W                | R/W | R/W  | R/W    | R/W  | R/W | R/W | R/W | R/W | R/W | R/W |
| Function      | Signed Exponent, N |     |     |     |     | Signed Mantissa, Y |     |      |        |      |     |     |     |     |     |     |
| Default Value | N/A                | N/A | N/A | N/A | N/A | N/A                | N/A | N/A  | N/A    | N/A  | N/A | N/A | N/A | N/A | N/A | N/A |

#### VMON\_OV\_FAULT\_RESPONSE (F8h)

Definition: Configures the VMON overvoltage fault response as defined by the table below. Note: The retry time is the time between restart attempts. If VMON is not used, set this response to 00h, which will disable VMON OV faults entirely

Paged or Global: Global Data Length in Bytes: 1 Data Format: Bit Field Type: R/W Protectable: Yes Default Value: BFh (continuous retries) Units: N/A

| COMMAND       |                           | VMON_OV_FAULT_RESPONSE (F8h) |     |     |     |     |     |     |  |  |  |  |  |  |
|---------------|---------------------------|------------------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|--|--|
| Format        |                           | Bit Field                    |     |     |     |     |     |     |  |  |  |  |  |  |
| Bit Position  | 7                         | 6                            | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |  |  |  |
| Access        | R/W                       | R/W                          | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |  |  |
| Function      |                           | See Following Table          |     |     |     |     |     |     |  |  |  |  |  |  |
| Default Value | Default Value 1 0 1 1 1 1 |                              |     |     |     |     |     |     |  |  |  |  |  |  |

| BIT | FIELD NAME                               | VALUE   | DESCRIPTION  |
|-----|--|---------|--|
|     | Response behavior, the device:           | 00      | Ignore faults  |
|     | Pulls SALRT low                          | 01      | Not used   |
| 7:6 | Sets the related fault bit in the status | 10      | Disable without delay and retry according to the setting in bits 5:3.  |
|     | CLEAR_FAULTS command.                    | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled<br>when VMON fails below 95% of the VMON_OV_FAULT_LIMIT setting.  |
|     |  | 000     | No retry. The output remains disabled until the fault is cleared.  |
|     |  | 001-110 | Not used   |
| 5:3 | Retry Setting                            | 111     | Attempts to restart continuously, without checking if the fault is still present, until it is<br>commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is<br>removed, or another fault condition causes the unit to shut down. A retry is attempted after<br>VMON fails below 95% of the VMON_OV_FAULT_LIMIT. The time between the start of each<br>attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay                              | 000-111 | Retry delay time = (Value +1) * 35ms. Sets the time between retries in 35ms increments.<br>Range is 35ms to 280ms.   |



#### VMON\_UV\_FAULT\_RESPONSE (F9h)

Definition: Configures the VMON undervoltage fault response as defined by the table below. Note: The retry time is the time between restart attempts. If VMON is not used, set this response to 00h, which will disable VMON UV faults entirely
Paged or Global: Global
Data Length in Bytes: 1
Data Format: Bit Field.
Type: R/W
Protectable: Yes
Default Value: BFh (continuous retries)
Units: Retry time unit = 35ms

| COMMAND       |     | VMON_UV_FAULT_RESPONSE (F9h) |     |     |     |     |     |     |  |  |  |  |  |  |  |
|---------------|-----|------------------------------|-----|-----|-----|-----|-----|-----|--|--|--|--|--|--|--|
| Format        |     | Bit Field                    |     |     |     |     |     |     |  |  |  |  |  |  |  |
| Bit Position  | 7   | 6                            | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |  |  |  |  |
| Access        | R/W | R/W                          | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |  |  |  |  |
| Function      |     | See Following Table          |     |     |     |     |     |     |  |  |  |  |  |  |  |
| Default Value | 1   | 0                            | 1   | 1   | 1   | 1   | 1   | 1   |  |  |  |  |  |  |  |

| BIT | FIELD NAME   | VALUE   | DESCRIPTION   |
|-----|--|---------|---|
| 7:6 | Response behavior, the device:<br>• Pulls SALRT low<br>• Sets the related fault bit in the<br>status registers. Fault bits are only<br>cleared by the CLEAR_FAULTS<br>command. | 00      | Fault ignored   |
|     |  | 01      | Not used  |
|     |  | 10      | Disable without delay and retry according to the setting in bits 5:3.   |
|     |  | 11      | Output is disabled while the fault is present. Operation resumes and the output is enabled<br>when VMON rises above 105% of the VMON_UV_FAULT_LIMIT setting.  |
| 5:3 | Retry Setting  | 000     | No retry. The output remains disabled until the fault is cleared.   |
|     |  | 001-110 | Not used  |
|     |  | 111     | Attempts to restart continuously, without checking if the fault is still present, until it is<br>commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is<br>removed, or another fault condition causes the unit to shut down. A retry is attempted after<br>VMON has risen above 105% of VMON_UV_FAULT_LIMIT. The time between the start of<br>each attempt to restart is set by the value in bits [2:0] multiplied by 35ms. |
| 2:0 | Retry Delay  | 000-111 | Retry delay time = (Value +1)* 35ms. Sets the time between retries in 35ms increments.<br>Range is 35ms to 280ms.   |

#### SECURITY\_LEVEL (FAh)

Definition: The device provides write protection for individual commands. Each bit in the UNPROTECT parameter controls whether its corresponding command is writeable (commands are always readable). If a command is not writeable, a password must be entered in order to change its parameter (i.e., to enable writes to that command). There are two types of passwords, public and private. The public password provides a simple lock-and-key protection against accidental changes to the device. It would typically be sent to the device in the application prior to making changes. Private passwords allow commands marked as nonwriteable in the UNPROTECT parameter to be changed. Private passwords are intended for protecting default-installed configurations and would not typically be used in the application. Each store (USER and DEFAULT) can have its own UNPROTECT string and private password. If a command is marked as nonwriteable in the DEFAULT UNPROTECT parameter (its corresponding bit is cleared), the private password in the DEFAULT store must be sent in order to change that command. If a command is writeable according to the default UNPROTECT parameter, it may still be marked as nonwriteable in the user store UNPROTECT parameter. In this case, the user private password can be sent to make the command writeable.

The device supports four levels of security. Each level is designed to be used by a particular class of users, ranging from module manufacturers to end users, as discussed below. Levels 0 and 1 correspond to the public password. All other levels require a private password. Writing a private password can only raise the security level. Writing a public password will reset the level down to 0 or 1. Figure 12 on page 88 shows the algorithm used by the device to determine if a particular command write is allowed.

Paged or Global: Global Data Length in Bytes: 1

Data Format: Hex Type: Read Byte Protectable: No Default Value: 01h Units: N/A





ALGORITHM USED TO DETERMINE WHEN A COMMAND IS WRITEABLE

#### Security Level 3 - Module Vendor

Level 3 is intended primarily for use by module vendors to protect device configurations in the default store. Clearing a UNPROTECT bit in the default store implies that a command is writeable only at Level 3 and above. The device's security level is raised to Level 3 by writing the private password value previously stored in the default store. To be effective, the module vendor must clear the UNPROTECT bit corresponding to the STORE\_DEFAULT\_ALL and RESTORE\_DEFAULT commands. Otherwise, Level 3 protection is ineffective since the entire store could be replaced by the user, including the enclosed private password.

#### Security Level 2 - User

Level 2 is intended for use by the end user of the device. Clearing a UNPROTECT bit in the user store implies that a command is writeable only at Level 2 and above. The device's security level is raised to Level 2 by writing the private password value previously stored in the User Store. To be effective, the user must clear the UNPROTECT bit corresponding to the STORE\_USER\_ALL, RESTORE\_DEFAULT\_ALL, STORE\_DEFAULT\_ALL and RESTORE\_DEFAULT commands. Otherwise, Level 2 protection is ineffective since the entire store could be replaced, including the enclosed private password.

#### Security Level 1 – Public

Level 1 is intended to protect against accidental changes to ordinary commands by providing a global write-enable. It can be used to protect the device from erroneous bus operations. It provides access to commands whose UNPROTECT bit is set in both the default and User Store. Security is raised to Level 1 by writing the public password stored in the user store using the PUBLIC\_PASSWORD command. The public password stored in the default store has no effect.

#### Security Level 0 - Unprotected

Level 0 implies that only commands which are always writeable (e.g., PUBLIC\_PASSWORD) are available. This represents the lowest authority level and hence the most protected state of the device. The level can be reduced to 0 by using PUBLIC\_PASSWORD to write any value which does not match the stored public password.

#### PRIVATE\_PASSWORD (FBh)

#### PUBLIC\_PASSWORD (FCh)

Definition: Sets the public password string. Paged or Global: Global Data Length in Bytes: 4 Data Format: ASCII. ISO/IEC 8859-1 Type: Block R/W Protectable: No Default Value: 00000000h Units: N/A

#### UNPROTECT (FDh)

**Definition:** Sets a 256-bit (32-byte) parameter which identifies which commands are to be protected against write-access at lower security levels. Each bit in this parameter corresponds to a command according to the command's code. The command with a code of 00h (PAGE) is protected by the least-significant bit of the least-significant byte, followed by the command with a code of 01h and so forth. Note that all possible commands have a corresponding bit regardless of whether they are protectable or supported by the device. Clearing a command's UNPROTECT bit indicates that write-access to that command is only allowed if the device's security level has been raised to an appropriate level. The UNPROTECT bits in the default store require a security level 3 or greater to be writeable. The UNPROTECT bits in the user store require a security level of 2 or higher.

Data Length in Bytes: 32 Paged or Global: Global Data Format: Custom Type: Block R/W Protectable: No Default Value: FF...FFh Units: N/A



## LGA80D™ GUI

LGA80D GUI setting refer to separate document "LGA80D™ GUI User's Manual".

# Technical Reference Note

### **Mechanical Drawings**

| PIN# | Function |
|------|----------|
| 1    | Vin      |
| 2    | GND      |
| 3    | PG1      |
| 4    | PG2      |
| 5    | EN1      |
| 6    | EN2      |
| 7    | SYNC     |
| 8    | SHARE    |
| 9    | ADDR     |
| 10   | SCL      |
| 11   | SDA      |
| 12   | SALERT   |
| 13   | SGND     |
| 14   | ASCRCFG  |
| 15   | CFG      |
| 16   | Vtrim1   |
| 17   | VS1+     |
| 18   | VS1-     |
| 19   | Vtrim2   |
| 20   | VS2-     |
| 21   | VS2+     |
| 22   | Vo1      |
| 23   | Vo1      |
| 24   | GND      |
| 25   | Vo2      |
| 26   | Vo2      |
| 27   | GND      |
| 28   | Vin      |



### RECOMMENDED PAD LAYOUT

NOTES:

DIMENSIONS ARE IN MILLIMETERS AND (INCHES) TOLERANCE: X.Xmm±0.5mm(X.XX in.±0.02 in.) X.XXmm±0.25mm(X.XXX in.±0.010 in.)



**Mechanical Drawings** 





## **Surface Mount Information**

## **Pick and Place**

The LGA80D is designed with certain features to ensure it is compatible with standard pick and place equipment.

• The low mass of typically 9 grams is within the capability of standard pick and place equipment. The choice of nozzle size and style and placement speed may need to be optimized

• The inductor has a flat area of 133.2mm2 (0.206in2) that can be used as a pick-up area.



## PC Board Assembly Side

LGA80D module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

## Lead Free Reflow Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free reflow soldering process



## Pb-free Reflow Profile

This module will comply with IPC/JEDEC J-STD-020 (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. The Standard provides reflow profile based on the volume and thickness of the module. The suggested Pb-free solder paste is Sn/Ag/Cu (SAC305). The recommended reflow temperature profile using SAC305 solder is shown below.



Figure Recommended reflow profile using SAC305 solder paste

## **Tin-Pb Reflow Profile**

The power modules are lead free modules and can be soldered either in a lead-free solder process or in a conventional Tin/Lead (Sn/Pb) process. It is recommended that the customer review datasheets in order to customize the solder reflow profile for each load board assembly. The following instructions must be observed when soldering these units. Failure to observe there instructions may result in the failure of or cause damage to the modules, and can adversely affect long-term reliability.

In a conventional Tin/Lead (Sn/Pb) solder process, peak reflow temperatures are limited to less than 235°C. Typically, the eutectic solder melts at 183°C, wets the land, and subsequently wicks the device connection. Sufficient time must be allowed to fuse the plating on the connection ensure a reliable solder joint. There are several types of SMTreflow technologies currently used in the industry. These surface mount power modules can be reliably soldered using natural forced convection, IR (radiant infrared), or a combination of convection/IR. For reliable solder in the solder reflow profile should be established by accurately measuring the modules block pin temperatures.



Figure Recommended reflow profile

Note: 1. The stencil thickness for soldering module to load board is recommended as 5mil.



## **Surface Mount Information**

### Moisture Sensitivity Level (MSL)

• This module is classified as MSL level 3

### Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of <= 30°C and 60% relative humidity varies according to the MSL rating (See J-STD-033). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: <40°C, <90% relative humidity.</li>

## Post Soldering Cleaning

• Post solder cleaning is not recommended because it may affect the reliability of module



## Tape and Reel











| EIA (          | EIA DIMENSIONS     |  |  |  |  |
|----------------|--------------------|--|--|--|--|
| W              | 44.00±0.30         |  |  |  |  |
| E              | 1.75±0.10          |  |  |  |  |
| F              | 20.20±0.15         |  |  |  |  |
| P1             | 24.00±0.10         |  |  |  |  |
| Po             | 4.00±0.10          |  |  |  |  |
| P <sub>2</sub> | 2.00±0.10          |  |  |  |  |
| Do             | ø1.50 <u>±0.10</u> |  |  |  |  |
| $D_1$          | ø2.00Min           |  |  |  |  |
| Τ              | 0.50±0.05          |  |  |  |  |
| So             | 40.40±0.10         |  |  |  |  |
| A <sub>0</sub> | 13.10±0.10         |  |  |  |  |
| Bo             | 25.80±0.10         |  |  |  |  |
| K <sub>0</sub> | 12.40±0.10         |  |  |  |  |



## **Record of Revision and Changes**

| ISSUE | DATE      | DESCRIPTION   | ORIGINATORS   |
|-------|-----------|---|---------------|
|       |           |   | Shuang Qiu /  |
| 1     | 6/1/2016  | First Release   | MH.Chiang     |
|       |           | Updated to reflect -40degC operation, Included Enable         | MH Chiang,    |
|       |           | connection into block diagrams and modified enable connection | Shuang Qiu, A |
| 2     | 6/22/2016 | instructions.   | Brown         |
|       |           |   |               |
|       |           |   |               |